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Transceivers for wireless body area networks (WBAN) are expected to 
consume low power for long battery life or to operate from other limited power 
supplies such as solar cells. Hence, the transceivers are typically bench marked by the 
energy consumed in transmitting a bit and is measured in nJ/bit. In addition, features 
which reduces the overhead power consumption and increase the effective throughput 
per energy consumed, such as duty cycling and variable data rate that adapts to the 
payload, are employed. A transceiver for WBAN, which makes use of ON-OFF 
Keying (OOK) modulation scheme, is proposed.  
The proposed transmitter circuit completely turns off the transmitter during the 
transmission of „0‟ and employs speed up schemes to support larger data rates and 
faster wake up and sleep times. A closed form equation is derived to find the start up 
time of a colpitts oscillator, and a speed up circuitry based on the equation is 
demonstrated. The buffer also employs speed up circuitry for the signal build up and 
decay. This leads to a data rate increase from 3 Mb/s to 10 Mb/s without any penalty 
on power consumption. The data rate can also be made adaptable by varying the 
duration in which the bias current is increased. The proposed OOK transmitter is 
implemented in a 0.35-µm CMOS technology. The measured results show that the 
transmitter achieves a maximum data rate of 10-Mb/s with a dc power consumption of 
518 µW under a 1-V power supply, yielding an energy efficiency of 52 pJ/bit or 0.97 
nJ/[bit×mW], when normalized to the output power.  
 Super regenerative receiver (SRR) architecture is used in the receiver, since 
the super regenerative oscillator (SRO) provides a large RF gain, while consuming 
vi 
 
least current. The sensitivity of the SRR depends upon the quench frequency and the 
quench frequency is normally few times the data rate for oversampling purpose. 
However, the oversampling ratio limits the sensitivity. In order to alleviate this issue 
the proposed SRR uses the minimum quench frequency which is equal to the data rate 
and recovers the correct phase of the incoming data by gradually incrementing the 
quench phase until the recovered data matches a predetermined pattern. Measured 
Results of the SRR, shows a data rate of 5 Mb/s to 10 Mb/s, with sensitivity from -61 
dBm to -53 dBm respectively. The power consumption is only 665 µW, achieving an 
energy efficiency of 133 pJ/bit. 
Finally the proposed transceiver shares the same colpitts oscillator for both 
carrier generation in the transmitter and SRO in the receiver saving the silicon area. 
Such reduction of area assumes importance in implanted applications. The transmitter 
and receiver maintain an energy efficiency of 52 pJ/bit and 133 pJ/bit respectively. 
The performance is favorable when compared with the state of the art, in spite of 
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CHAPTER 1  
INTRODUCTION TO WBAN TRANSCEIVERS 
1.1 Background 
Wireless Body Area Networks (WBAN) belongs to the family of Wireless Sensor 
Networks (WSN) with specific attention to health care for monitoring the parameters 
in the body. WBAN consist of many tiny nodes (called sensor nodes, SN) connected 
together and sometimes also have connectivity to other networks like internet through 
a central node. Each node senses the parameter of interest, converts it to digital data, 
does limited processing on the data, and communicates through the radio in the ISM 
band. The human health parameters measured by the sensor include heart rate, blood 
glucose, cardiac activity, brain activity, etc. WBAN applications include e-health 
services like ECG, EEG, temperature, blood pressure, heart rate, 
movement/acceleration, etc. The SNs communicate the respective parameter of 
interest wirelessly spending least possible energy without need for maintenance.  
Typical scenario of WBAN is shown in Fig. 1-1 [1]. Sensor Nodes (SN) as 
shown in the bottom of the Fig. 1-1 communicates to the Personal Servers (PS) which 
is typically situated at less than few meters away in the ISM band (433 MHz, 910 
MHz and 2.4 GHz). The PS may be a dedicated transceiver for WBAN or a smart 
phone or a Personal Digital Assistant (PDA), or a computer with WBAN transceiver. 
Healthcare professional access the data through the internet or through the WBAN 




network as shown. In some cases they directly access the PS or even SN memory. 
SNs are either worn by the patient. The PS may be carried by the patients or located in 
a central place in the room/ward.  
Each SN is expected to consume low power. In order to conserve power, radio 
should be switched ON (wake up) and OFF at will, with low ON and OFF (sleep) 
transient and should consume minimal power during ON time and sleep. Each node is 
expected to work indefinitely either with a single battery or by solar power. Such 
energy efficient nodes enable increased volume of nodes in a network since; the dc 
power available to a SN is limited. Hence, reduced power consumption decreases the 
cost of such nodes as well due to the increase in required volume. Owing to this 
market-sensitivity to low power Sensor Nodes (SN), we propose to develop a low 
power low voltage radio transceiver in a cost effective CMOS technology, which also 
facilitates integration of the digital circuits in the same chip. Low voltage operation 
not only ensures a single cell operation but also ensures low power consumption in 
digital circuits as the dynamic power is directly proportional to VDD [2]. The nodes 
are expected to be dispensable, autonomous, operate unattended, and be adaptive to 
the environment [3]. 
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SN:  Sensor Nodes for Heart rate, ECG, temperature, Movement,      Acceleration, EEG, Blood glucose 








Fig. 1-1 Typical Wireless Body Area Network (WBN) Scenario.  
 Owing to the short distance, long battery life requirements of WBAN nodes, 
main requirements of the radio are [3] 
1. Duty cycling feature to ON and OFF the transceiver with low ON and OFF 
transient, since the data volume is usually low. Low dc power consumption 
during standby and active operation enables the node to operate for years 
unattended. 
2. Trade off spectral efficiency for energy efficiency so that simple modulation 
schemes needing simple circuitry can be used. OOK and FSK with widely 
separated tones are the choices. 
3. Flexibility in data rate (with graceful trade off with power consumption 
without sacrificing the energy efficiency) when in operation enables the 




Medium Access Control (MAC) layer to determine the best data rate from the 
point of view of energy saving for a particular node. 
4. No or less hazardous effect on human body and tolerance to the absorption 
properties of human body. 
5. Low cost considering the volume requirement 
6. Light weight and small size 
7. Low voltage operation which not only helps for single cell operation but also 
reduces the power consumption in digital circuits for baseband. 
Standard compliant transceivers such as Zigbee and WirelessHART based on IEEE 
802.15.4 among other standards such as Bluetooth are popular for WBAN & WPAN 
applications. Although standard compliant solutions are preferred from 
interoperability point of view [4], the power consumption is very high (about 10 
times) when compared with the proposed solution. However, the wireless range for 
WBAN is less than 3m and hence, low power proprietary solutions with typical 
radiated power around -10 dBm (100 µW), and low sensitivity (typically around -70 
dBm) can be employed. This will be detailed in chapter 3. Low radiated power also 
helps to keep the radiated power lower than the emission limits set by the regulatory 
bodies like FCC [5] in US and ETSI [6] in Europe especially at higher data rates. We 
have chosen 433 MHz, as this frequency band affects the body least when radiating 
such power levels, than 910 MHz and 2.4 GHz bands. While 910 MHz band gets 
interfered by GSM networks, the 2.4 GHz band is jammed by WLAN and Bluetooth. 
433 MHz band is expected to encounter least interference compared to 910 MHz and 
2.4 GHz bands.  At 433 MHz the on-chip inductors can be designed at a relatively 
higher Q sacrificing SRF by shielding the substrate losses and the off-chip ones also 
exhibit high Q at 433 MHz band, enabling low power operation. The trade off is the 




larger antenna size, which is concern only in implanted applications. The targeted 
application for this work is WBAN wearable SNs. 
Recently, attempts have been made by IEEE task group (TG) IEEE 802.15.6 to 
standardize WBAN [7].  The task group is considering both narrow band and wide 
band PHY to support both low data rate and high data rate. The PHY is being 
designed in multiple ISM bands such as 433 MHz, 910 MHz and 2.4 GHz although 
the complete PHY specifications are still not available. 420 to 450 MHz is one of the 
options being finalized along with others.  Moreover the recently released FCC 
release on Medradio standard [8] meant for implanted and wearable applications 
occupies the 401 to 406 MHz band, to which the 433 MHz is the only nearest ISM 
band and hence the low power RF design could be used for the upcoming Medradio 
as well. 
Research Laboratories, Industry and Academia are actively engaged in the research 
and development of transceivers for WBAN sensor nodes based on proprietary PHY 
and MAC solutions, as will be seen in the next chapter. In order to normalize the 
energy spent on transmitting a specific data rate, the energy per bit also known as 
energy efficiency in the units of nJ/bit is used as the Figure of Merit (FOM). The 
energy efficiency could be more objective, if it takes the output power into account as 
will be seen in Chapter 2. 
 
1.2 Research Objectives  
Through this research work we demonstrate the approaches to maximize the 
energy efficiency, both by employing low power circuit design techniques and also by 
increasing the data rate. The research combines the high data rate capabilities of UWB 




especially in low power transmitter, while simultaneously employing low power 
super-regenerative oscillator based OOK receiver. In the transmitter, the build-up time 
of the carrier limits the data rate and hence, speed-up scheme is proposed for the 
whole transmitter to improve the build-up of carrier in the ON period. The speed up 
scheme enables very high data rate of 10 Mb/s and hence the occupied bandwidth 
exceed the narrow band allotted in the 433 MHz band. The link budget for WBAN 
allows low power radiation, and the transmitted power is within the emission mask 
stipulated by FCC & ETSI.   
In the receiver, larger data rate increases the noise bandwidth reducing the 
sensitivity. Hence, larger data rate pose a challenge to receiver design with high 
sensitivity. However, sensitivity requirements are not stringent in WBAN owing to 
the shorter wireless range (few meters). Super Regenerative Receivers (SRR) 
achieves large RF front end gain consuming lowest power. SRRs employ a Super 
Regenerative Oscillator (SRO) to achieve the large gain and will be periodically 
quenched to ensure stability. For all practical purposes the received OOK signal is 
sampled by the quench signal in the SRO. The phase (or timing) of the received data 
and the quench generated in the receiver are independent and hence are not in sync, 
but at least one quench (sample) for each bit of data is essential to detect the data. Due 
to this the SRRs published thus far, employ quench frequency (whose maximum 
frequency strongly depends on the receiver power consumption) a multiple of the 
incoming data rate which amounts to oversampling. This limits the data rate. An 
automatic quench generation circuit which recovers the phase from the received data 
can maximize the data rate of SRR without sacrificing the sensitivity. Through this 
research work we propose a timing scheme in which one out of four phases of quench 
signal at the data rate is selected by a quench recovery scheme based on a 




predetermined data. Special quench signal shapes maximizes the sensitivity. In the 
proposed SRR we use a rectangular quench with 75% duty cycle. That is, the SRO is 
on for 75% duration and off for 25% duration. 
  The transceiver, also exhibits energy efficient features such as low voltage 
operation to reduce the dynamic power consumption in digital circuits, low power 
operation, adaptable data rate, etc, but also features other advantages such as reduced 
silicon area, by circuit reuse. The colpitts oscillator used for carrier generation is also 
used as the SRO of receiver. The reduced circuit area results in further miniaturization 
and lower cost of the SN. 
In order to normalize the energy spent on transmitting at specific data rate, most of 
the researchers report the energy per bit in the units of nJ/bit as Figure of Merit 
(FOM). It would be appropriate to normalize this energy efficiency to transmitted 
power in the transmitter with the units of nJ/(bit×µW), to have fair comparison. The 
performance of the proposed transmitter will be evaluated by comparing with the 
published transmitters later using this FOM. 
 
1.3  Organization of the Thesis 
The rest of this thesis is organized as follows. 
A review of published research work is presented in Chapter 2 with particular 
attention to CMOS technology, which features low cost and low power digital circuits 
for the implementation of MAC, network and application layers which can be easily 
integrated with the transceiver. System level considerations for WBAN transceivers 
are discussed in Chapter 3 to arrive at the transmitter and receiver specification. We 
look at the link budget which takes into account the fading due to ground reflection 




and body absorption. The transmitter output power and receiver sensitivity are 
selected for achieving the optimum energy efficiency in the transmitter as well as 
receiver when implemented in CMOS process along with the path loss.  
 In Chapter 4, the design of OOK transmitter is discussed in detail. After 
looking at the bottlenecks in reducing the energy spent per bit, a speed up scheme will 
be demonstrated to improve the energy efficiency. 
 In Chapter 5, the design of OOK receiver using super regenerative (SRR) 
architecture will be described. A quench generation and alignment circuit is proposed 
to generate the optimum quench for achieving best sensitivity. 
In Chapter 6, OOK transceiver using the transmitter and receiver in Chapter 4 
and 5 respectively is discussed. As an added feature for reducing the silicon area the 
oscillator in OOK transmitter is reused for the SRR oscillator.  




CHAPTER 2  
LITERATURE OVERVIEW 
Low power operation and shorter wireless range are the essential features of 
WBAN transceivers. For low cost and easy integration of digital circuits, CMOS 
technology is chosen as the choice by almost all research and development groups. 
CMOS technology also consumes by far the lowest power in the digital circuits of 
higher layers like MAC layer, network layer and application layer which manage the 
transceiver (or PHY) whose power consumption is also critical in the sensor nodes 
(SN) [50-51]. 
 
2.1 Overview of Recent Research in WBAN CMOS Transceivers 
Owing to the growing market for WSN, there has been extensive research on 
WSN/WBAN Transceiver recently [9-31]. A system level analysis and then a ratio of 
transmitter and receiver power consumption to obtain optimum energy efficiency 
assuming CMOS technology  was reported in [9] which advocated OOK and FSK 
modulation schemes as the choices for WSN applications.  
FSK and OOK schemes with simple circuitry consume low current consumption 
and are preferred for WSN/WBAN [9-31]. FSK Tx is comparatively complicated 
since it needs either a FLL or a PLL or injection locking mechanism. OOK has better 
spectral efficiency, employs simple circuits and can potentially achieve better energy 
efficiency as the entire transmitter can be switched off when transmitting a  „0‟. OOK 
modulation employs simple circuits in the transmitter and detector. Out of all 




modulation schemes, OOK can potentially achieve the best energy efficiency as the 
entire transmitter can be switched off when transmitting bit „0‟.  FSK is robust against 
interference and jamming when compared to OOK, but robustness comes at the cost 
of complexity in the detector and high power consumption, if narrow band FM is 
used. BPSK is even better in SNR performance and robustness to interference, but the 
transmitter and detector are much more complicated. The FSK and OOK modulation 
schemes which employ simple circuitry and consume lower power are preferred 
choices for low power WSN [9-19].  
The team which reported the system level analysis using CMOS technology 
also reported their Low-Power transceiver with passive Rx Front-end at 2.4-GHz, 
with a 400 mV supply in 0.13-µm CMOS [10]. The low power supply and hence the 
low power consumption in [10], was partly due to the low threshold voltage of the 
process. This research also made use of FSK with widely separated tones trading off 
the spectral efficiency for energy efficiency heavily and hence is limited to 
applications with data rate less than 1 Mb/s. The transceiver achieves an energy 
efficiency of 1nJ/bit for RX and 3nJ/bit for Tx, although the chip does not include the 
Frequency Locked Loop and quadrature VCOs which consumes extra power.  
An energy efficient transceiver using OOK modulation scheme at 916.5 MHz 
was reported in [11] with an energy efficiency of 0.5 nJ/bit in the Rx, and 3.8 nJ/bit in 
the Tx. The transmitter and receiver do not need a synthesizer saving power 
consumption and silicon area. The advantage in using OOK modulation scheme is to 
switch off the transmitter during the transmission of „0‟, which can reduce the power 
consumption nearly to half, considering that the bit duration is relatively long in the 
WSN owing to low data rate. However, in [11], the colpitts oscillator was not power 
gated due to longer ON time, and to avoid switching noise. A similar transmitter with 




32% efficiency at 50kb/s was reported in [12] and [13] using a Film Bulk Acoustic 
Resonator (FBAR) in 0.13-µm CMOS. But the efficiency degrades for higher data 
rates and FBAR resonators are not available commercially so far. Our proposed 
transceiver makes use of the LC resonator which is commercially available and still 
exceeds [9-19] in terms of energy efficiency performance.  
A commercially available chip for WBAN application [14] consumes 1 mA 
for the transceiver at a data rate 0.1 to 50 kbps which operates both at 433 MHz band 
and 900 MHz band. In the 433 MHz ISM band a transmitter [15] and corresponding 
receiver were reported in [16]. FSK modulation scheme with a frequency deviation of 
100 KHz, was employed for a data rate of 24 Kbps hugely sacrificing the spectral 
efficiency since the bandwidth required is more than 200 KHz. Frequency deviation 
was achieved by changing the low frequency input to a up conversion mixer which 
needs careful matching of I, Q paths to reject the image frequency. Reported global 
efficiency, for the transmitter is 38% for an output power of 10 dBm yielding energy 
efficiency of 1096 nJ/bit and 109.6 nJ/(bit×mW). The receiver achieved a sensitivity 
of -95 dBm, consuming 1 mW dc power. A recently published injection locked FSK 
transmitter [19] aimed to operate by energy harvesting operating in the 400MHz band 
achieves an energy efficiency of 450 pJ/bit and 22% global efficiency. 
Super regenerative theory was first demonstrated for ASK detection by 
Armstrong in 1922 [21].  Since then, super regenerative receivers (SRR) are exploited 
for low power operation [22-31] as they offer large RF gain with low dc power 
consumption. A detailed analysis of the principle of operation, detailing the modes of 
operation, was presented in [22] with noise analysis. In [22], the SRR performance 
metrics, such as selectivity and sensitivity, were also analyzed for the different types 
of quench such as square wave, saw tooth wave and sine wave. The SRR in [22] was 




implemented in 0.35-µm CMOS at 1 GHz achieving an energy efficiency of 1 nJ/bit. 
Analysis of different quench shapes lead to a conclusion that some unconventional 
quench shapes can maximize the efficiency. Hence, special shapes of quench 
waveforms using current DACs were employed for enhanced performance in [23-26]. 
In [27], a delta-sigma pulse-width digitization technique was employed to vary the 
width (and shape) of the quench waveform to support 2-ASK and 4-ASK. Although 
SRRs are used for OOK detection by and large [21-35], recently SRR architecture has 
been demonstrated for FSK detection in [36], by trading off the spectral efficiency for 
energy efficiency. The SRRs were thus far analyzed rather tediously in time domain 
since the operation of super regenerative oscillator (SRO) which forms the core of the 
SRR is time varying and non-linear. Frequency domain analysis can be more intuitive 
and was proposed in [30], which was verified through a discrete implementation. 
The SRO meant for OOK detection is reused for MSK generation in the 
transmitter in the MICS 400 MHz band [31]. Although the oscillator could be reused 
for transmitter in [31], the quench needs to be aligned through several cycles of 
wireless link, consuming significant overhead dc power and latency. It also suffered 
from significant back radiation since the oscillator load inductance was used as the 
receiver antenna. Through this research work we demonstrate a quench alignment in 
the receiver circuit which does not need front and forth transportation of the 
alignment packets between the SN and the base station. Although, the concept of self 
sufficient quench alignment was demonstrated in a discrete implementation in [31], it 
was using a quench frequency which is few times the data rate. Larger quench 
frequency degrades the super regenerative gain which requires larger front end gain 
increasing the dc power consumption. Large quench frequency also degrades the 
sensitivity and selectivity due to the increased noise bandwidth. 





Energy efficiency is used as the figure of merit (FOM) to compare the low 
power transceivers in the published results thus far. Here we denoted as FOM1, and is 
given by, 
FOM1 = dc power / data rate.  
FOM1 does not take the transmit power into account. Transmitters that have a 
high output power normally consume more dc power, which is a disadvantage.  
Through this work, an alternative FOM is proposed, denoted FOMTX, which 
normalizes the energy efficiency (FOM1) to the output power, Po. That is, 
FOMTX = FOM1/Po = dc power / (data rate × Po). 
FOMTX has been used as a better FOM to compare the low power transmitters, 
by other research groups [28] after it was introduced by us in [39]. FOMTX has units 
of nJ/(bit×mW). As seen in Table 2-1, higher data rate leads to better FOM1 and 
FOMTX. Hence, in addition to minimizing the dc power consumption the data rate also 


















As a matter of fact, no FOM can be fool proof when both the transmitter and 
receiver power consumption (energy efficiency) is considered together. Both FOM1 
and FOMTX  neglect the receiver sensitivity requirement. For example, heavily duty-
cycled transmitter with high data rate may yield better FOM1 or FOMTX in the 
transmitter. However, high data rate makes receiver much difficult to design with 
good sensitivity, due to the increased noise bandwidth.  
Table 2-2 shows the comprehensive comparison of the recently published 
SRR. All the works are for OOK detection except [36], which is for FSK detection. 





Parameter [10] [15] [11] [13] [12] [18] 
Po, mW 0.3 10 0.6/0.072 1 1.2 0.975 
Pdc, mW 1 25 9.1/3.8 1.8 1.35 2.58 
Bit Rate,  
Mb/s 0.3 0.025 1 0.156 0.33 40 
Modulation FSK FSK OOK OOK OOK OOK 
FOM1,  nJ/bit 3 1000 9.1/3.8 11.54 4.09 0.0645 
FOMTX, 
















GHz 2.4 0.433 0.9165 1.9 1.9 0.439 
VDD, V 0.4 1.2 0.8-1.4 
 
0.65 3 




























-90 1200 6.6 5.5 5 130 VLSI 08 [27] 
-99 40 0.4 10 0.402 90 JSSC  [32] 
-100.5 5 0.4 80 1.9 130 ISSCC05 [29] 
-80 500 2.8 5.6 2.4 130 JSSC [24] 
-75 5000 0.534 0.11 2.4 90 ISSCC11 [28] 
-75 2000 0.35 0.18 900 180 CICC 08 [36] 
-76 312 0.91 2.9 0.4 180 JSSC [35] 
-83 1000 5.5 5.5 0.402 180 VLSIDAT [26] 
-85 1000 2.2 2.2 0.4 180 VLSIDAT [25] 
-108 180 1.2 6.67 1 350 JSSC [22] 





CHAPTER 3  
SYSTEM LEVEL CONSIDERATIONS 
A judicious plan of performance versus power consumption in transmitter and 
receiver will be carried out in this Chapter, assuming a low cost CMOS technology. 
The objective is to find the optimum dc power consumption in transmitter and 
receiver so that over all energy efficiency is maximal. It is also essential to 
incorporate the features that are essential to optimize the utility of the link, such as 
duty cycling and flexibility in the data rate. Considering the low data volume to be 
transmitted, duty cycling is common in WSN/WBAN transceivers as seen in Chapter 
1. In order to reduce the overhead power consumption the wake-up and turn-off time 
should be as low as possible. Increasing the data rate not only exploits the duty 
cycling feature, but also improves the energy efficiency as was seen in Chapter 2.  
 
3.1  Link Budget 
The targeted application are the SNs on the body for physiological signal 
monitoring, such as  ECG applications, where the maximum distance between the SN 
and portable PS is less than 3m. Received Power at a distance from a transmitter 









                                                                 (3 .1) 
Where  




Gt= Tx antenna gain 
Gr = Rx antenna gain 
λ = Wavelength (same units as R) 
R= Distance separating Tx and Rx antennas 
For a given distance, (3.1) gives the transmitted and received power required. 
In WSN/WBAN scenario, β vary from 2 to 4 [9] based on the posture and location of 
the individuals. Measurements carried out in [20] indicate that the power starts to drop 
off with higher exponents at smaller distances for low antenna heights. Designer‟s can 
exploit in built diversities [3] to circumvent this increase in β, and our objective is to 
focus on the low power design which works for various values of β. 
Rearranging the equation for the distance and assuming the antenna gain to be 











( 2                                                                                              (3.2) 
Although this equation gives the range, it does not relate to the dc power 
budgeting at the transmitter (especially the PA) and the receiver (especially the LNA). 
An equation relating the ratio of dc power consumed in PA (PDCPA) and LNA 
(PDCLNA) was derived for WSN/WBAN in [9] based on certain assumptions using 
CMOS technology and the optimal value of PDCLNA was 0.3 to 1.3 mW and PDCPA was 
0.4 mW to 2.1 mW. 
 Ratio of the transmitted power to the received power gives path loss. By 
rearranging (3.2), the pass losses for β = 2 and 4 respectively are as below;   
Path loss for β of 2 (dB) = 32.44 + 20 log d (km) + 20 log f (MHz)               (3.3a)  
Path loss for β of 4 (dB) = 32.44 + 40 log d (km) + 20 log f (MHz)              (3.3b) 
Assuming the antenna gain to be 0 dBi, Pt  is equal to the transmitter output 
power Po. The output power (Pt) of the transmitter dictates the power consumption. 
Low Pt relaxes the current consumption in the transmitter, but shifts the burden to the 




receiver which is required to have high sensitivity to achieve the same wireless range. 
Table 3-2 shows the transmitted power and the sensitivity requirements for 3 m 
distance in terms of dB units.  At 433 MHz, typically the antenna at the PS exhibits 
gain of about 6 dBi and a small sized SN antenna exhibits gain ranging from -4dBi to 
-2 dBi [54]. Hence an overall gain of 0 dBi is assumed as the sum of the gains of the 
two antennae, with some margin for the connector losses.  Assuming a typically 
transmitted power of -13 dBm, sensitivity required is -57 dBm even for β of 4 and 
after allowing 8 dB margins, the sensitivity required is -65 dBm, for which the dc 
power consumption in the transmitter and receiver is within the range determined in 
[9]. Note that maximum Pt for 430 MHz is 15 dBm (average) and 32 dBm (peak) as 
per FCC. 
Table 3-1. Transmitted power  vs.  the required sensitivity with antenna gain Gr 
and Gt assumed to be 0 dB 
 
Since the targeted application is WBAN, 433-MHz band is chosen as it has 
least path loss and higher penetration depth on human body [38], when compared with 
other ISM bands at 915-MHz and 2.5-GHz. Moreover 433 MHz band is also suited 
for low power transceiver since the path loss is lower and the off-chip inductors with 
higher Q could be used. Q of on-chip inductors can be also increased by shielding the 
substrate losses at the cost of SRF. Further, 433 MHz band is the closer to the recently 
approved Medical Device Radio Communication Service (MedRadio) 401-406 MHz 
band for WBAN and implantable applications [8]. 
Pt in µW Pt (dBm) 
Loss RX sensitivity (dBm) 
β = 2 β = 4 β = 2 β = 4 
1000 0 34.7 44.2 -34.7 -44.2 
500 -3.0103 34.7 44.2 -37.7 -47.2 
250 -6.0206 34.7 44.2 -40.7 -50.2 
200 -6.9897 34.7 44.2 -41.7 -51.2 
100 -10 34.7 44.2 -44.7 -54.2 
10 -20 34.7 44.2 -54.7 -64.2 




3.2 Specifications for Transmitter & Receiver 
  Table 3-2 gives the desired specifications of the Transceiver. Transmitter 
output power Po of -13 dBm, and Receiver sensitivity level of -65 dBm is desired.  
Such a Pt also helps keep the transmitted power less than the spurious emission limits 
(-36 dBm max. at 3 m distance) specified by FCC  & ETSI [5-6]. 
The specifications not only target a better FOM, than the published work, but 
also optimally distributes the dc power consumption at the transmitter and receiver 
within the limits derived in [9] for CMOS technology. 




































Parameter Symbol Specification Units 
Data Rate fD 10 Mb/s 
Modulation Scheme - OOK  
CMOS Technology Tech 0.35 µm 
RF Frequency fo 433.8 MHz 
Supply voltage VDD 1 V 
Transmitter 
Transmitter Power Po -13 dBm 
Transmitter dc power 
consumption 
Pdc 1 mW 
Output Impedance Zout 50 Ω 
Reflection Coefficient S11 -10 dB 
Data rate fD 1-10 Mb/s 
Max Energy Efficiency FOM1 100 pJ/bit 
Normalized Energy Efficiency FOMTX 2 nJ/(bit×mW) 
ON-OFF time <1 <1 µsec 
Receiver 
Sensitivity Pinmin -65 dBm 
Output Impedance Zin 50 Ω 
Reflection Coefficient S11 -10 dB 
Receiver dc power consumption Pdc 0.8 mW 
Data rate fD 1-10 Mb/s 
Energy Efficiency FOM1 0.08 to 0.8 nJ/bit 
ON-OFF time <1 <1 µsec 





CHAPTER 4  
DESIGN OF OOK TRANSMITTER 
4.1  Introduction 
A conventional OOK transmitter consists of an oscillator and an output buffer 
that drives 433-MHz carrier to the antenna whose input impedance is 50 ohm.   Fig. 
4.1 shows the block diagram illustrating the ON-OFF keying of the carrier. The bias 
currents are switched ON, when the data is „1‟ and the 433 MHz signal is present at 
the output. However, when the data is „0‟, both the oscillator and buffer are switched 
OFF leaving no signal at output. At the same time no dc power is consumed during 
the „0‟, which is the unique advantage of OOK modulation scheme for low power 
implementation. 
During the data transitions, the ON and OFF do not happen instantaneously, 
due to the finite charging time involved not only in the data path but also in the RF 
path. For example, at the data input node, the finite capacitance will limit the charging 
time. Similarly the lossy or dissipative part in the oscillator tank circuit slows the 
build-up and decay (of the envelope) of the carrier. The respective timings for (80% 
change) build-up and decay are called as rise time (tr) and fall time (tf). Finite value of 
tr and tf   limits the rate, at which data switches the carrier ON and OFF and hence the 
data rate of the transmitter. 
The objective of this work is to target a higher data rate and ensure that the data rate 
is also adaptive to the application. This allows system level optimization of the power 




consumption providing a perfect trade off of duty cycling ratio of the transceiver and 
data rate.  The targeted maximum data rate is 10-Mb/s, and needs to be adjustable 
downwards. The high data rate of 10-Mb/s is accomplished by a proposed speed-up 
circuitry that reduces the start-up time of the oscillator and the buffer without 
incurring any penalty on power consumption [39]. The low power consumption is 
achieved by completely switching off the transmitter, including both the oscillator and 
output buffer, during the transmission of „0‟. The proposed speed-up scheme allows 






Fig. 4-1 Block Diagram of the OOK transmitter. 
 
4.2 Design Considerations 
In line with the objective for low power and low voltage design, oscillator and 
buffer topologies are selected. On the selected oscillator topology, minimum current, 
ICRITICAL required to sustain oscillations is determined.  ICRITICAL needs to take into 
account the load capacitance, which is equal to the sum of buffer input capacitance, 
parasitic in the interconnect and, most importantly, the bottom plate capacitance of the 
coupling capacitor. Robustness in performance in terms of frequency and amplitude 




accuracy across PVT variation demands the actual oscillator bias current to be slightly 
larger than ICRITICAL. Buffer design involves the selection of load and current which 
maximizes the efficiency. In case of pulse shaped OOK transmitter which uses 
optimal bandwidth (high spectral efficiency), buffer needs to be linear sacrificing 
power added efficiency. However, WBAN application sacrifices spectral efficiency 
for power efficiency as outlined in Chapter 1, and hence a nonlinear buffer is used. 
The non-linear PA does not affect the spectrum when the base band binary (data) 
waveform is not pulse shaped which will be demonstrated later in this chapter. Finally 
co-optimization of oscillator and buffer with pads is carried out to optimize the power 
efficiency. 
 
4.2.1 Selection of Oscillator Topology  
Low power transmitters employ simple single ended oscillator topologies like 
Pierce and Colpitts at the desired frequency instead of a low frequency crystal 
oscillator and a PLL loop. Table 4-1 shows such published low power oscillators. In 
Pierce configuration, the dc current is reused by both PMOS and NMOS transistors 
and hence the gm is boosted. However, since the PMOS and NMOS are stacked, the 
headroom requirement is 2VGS from the VDD to ground. In 0.35-µm CMOS 
technology, VTH is about 0.5 V for the PMOS and NMOS, we need a minimum of 1V 
to bring the MOSFETs near saturation. On the other hand Colpitts oscillator in Fig . 
4-2(b) needs only VGS + VDSAT of current source, which is at the most about 0.5+0.1 
V and therefore we have chosen Colpitts topology 
One advantage of the Pierce configuration is that the output voltage swing is larger 
at the cost of dynamic current consumption. The coupling capacitor from oscillator to 




buffer is a Poly-to-Poly capacitor  in the 0.35-µm digital CMOS technology and has 
about 20-25% bottom plate capacitance to ground. Hence, the swing available to the 
input of buffer is much lower and hence, the larger output swing cannot be taken 
advantage of. 




VDD  (V) PDC  
(µW) 
Topology Remarks 
[40] 1.9 1 300 Pierce JSSC July2003 
[10] 1.9 0.4 to 0.6 160/700 LC VCO locked to a FLL JSSC Dec 2006 
[12] 1.9 0.6 
1350 (with 
buffer) 
Pierce JSSC Aug 2006 
[11] 0.916 0.8 800 Colpitts JSSC May 2007 






















4.3 Colpitts Oscillator 
 Colpitts oscillator consists of the tank circuit (L, C1 and C2) in the feedback 
path, whose loss is compensated by the gain of the active device M1 as shown in Fig. 
4-2(b). The feedback is positive to establish the oscillations. The capacitive potential 
divider C1 and C2 determines the feedback ratio. The frequency of the oscillator can 
be locked to a high Q resonator like the SAW resonator as shown. 
4.3.1 Analysis for minimum DC current 
 Conditions of oscillation at a required frequency are ensured by using either of 
the two methods of applying Barkausen Criterion. One way is to ensure that the loop 
gain to be greater than 1 with zero phase shift. Another way is to ensure that the 
equivalent parallel resistance of passive tank network is absorbed by the negative 
resistance of the active device. We shall use the first method to determine the least 
















                                                                           (4.1) 
Where, A is the open loop gain of the amplifier. The load impedance ZL is 
constituted by the inductance L in parallel with the series combination of C1 and C2. 
ZL needs to be resonated to the frequency of oscillation for satisfying the phase 
requirement as the voltage undergoes zero phase shift in the common gate amplifier. 
 Feedback factor β is the potential division of C1 and C2. Equation (4.1) 
suggests that the gain of the amplifier should overcome the loss in the potential 




divider. To get the lowest power consumption we need to find the minimum gm 
required as it is directly proportional to bias current ID.  Methods of satisfying 
Barkausen‟s criterion while keeping the gm minimal (so that bias current ID is 
minimal), are, 
(i) to maximize ZL constituted by the parallel tank circuit resonated to the 
frequency of oscillation, the absolute magnitude can be increased only by improving 
the Q of L and C. Q of on-chip inductors is only  around 10 and hence off-chip 
option is preferred. To resonate at 433 MHz with the reasonably sized on chip 
capacitors an inductance value desired is around 50 nH. Another reason to opt for 
external inductor is that such large inductance cannot be implemented on-chip. 
(ii) to maximize the division ratio β which can be done by increasing C1 in 
relation to C2. But the value of β is not increased beyond about 0.3, since it leads to 
amplitude instability at the output of the oscillator, a problem also known as 
squegging [41]. It happens because under very large signal conditions when the 
oscillation amplitude is built up sufficiently, the whole loop becomes stable due to 
the non linear parasitic of the transistor. The oscillation amplitude then decreases 
until the transistor enters the linear region. The output amplitude again starts 
increasing since the non linear parasitic is absent. The output thus gets amplitude 
modulated which is known as squegging.  
 In an oscillator the signal level is large unlike amplifiers and hence small 
signal parameters cannot be used. However, small signal parameters can be used to 
analyze start up and can be replaced by the large signal values once oscillation builds 
up. Large signal Gm is significantly lower than small signal gm and hence the small 
signal loop gain is usually made 20 % larger; i.e., 1.2 instead of 1 in equation (4.1), 
when calculated using small signal parameters.  Fig. 4-3(a) demonstrates the feedback 




in an explicit fashion. In the equivalent circuit of Fig. 4-3(b), RiCG represents the input 
impedance of the active device M1 looking from its source. R represents the loss in the 
tank circuit which is mainly limited by the Q of load inductor L and Capacitors (C1 










                                                                      (4.2) 
Fig. 4-3  (a) Colpitts Oscillator circuit explicitly showing the feedback and (b) Equivalent 
Circuit of the CMOS Colpitts Oscillator [41] 









                                                        (4.3) 
This impedance RiCG  at the source can be reflected at the drain node, by 






eff                                                             (4.4) 
Reff  appears in parallel with the parallel RLC tank reducing the loaded Q. n in (4.4) is 
very similar to turns ratio of a transformer and is given by  



































































                                                                    (4.7)  
In practice, Ceq needs to absorb the parasitic capacitance at the two terminals of 
C1 as well. The transistors parasitic are kept more than 10 times lower than that of 
(4.6), so that it can be neglected. From the circuit diagram and the equivalent circuit, 
the output amplitude Vout, depends on the product of bias current ID, and the load 
impedance at parallel resonance Req. When loaded by the MOSFET, Req is the parallel 










                                                          (4.8) 
Due to the highly tuned band pass nature of the tank circuit only the 
components at fo is fedback to the input of the transistor with sufficient magnitude and 


















                           (4.9) 














                                    (4.10) 
 
To find the minimum gm for establishing oscillation (gmMIN) from (4.10), 
considering that the body effect conductance gmbs and the output conductance gds are 
























                  (4.11) 
 
Equation (4.11), gmMIN can be reduced by 




(i) Maximizing the value of R, which means that the dissipative losses in the 
load inductor L and capacitor (C1 and C2) should be minimal, this demands high Q 
load inductor and capacitors. 
(ii) Increasing transformation ratio n (that is, increase C1 with respect to C2), 
noting that n < 0.5 to avoid squegging or amplitude instability. 
Hence, to design the oscillator with low power consumption, larger aspect ratio (W/L) 
with minimum channel length suggested by the technology is used. The aspect ratio 
cannot be increased boundlessly since the transistor capacitances will become 
comparable with C1 and C2, thereby bringing uncertainty in the frequency of 
oscillation (refer to equation 4.7). Also, for a given dc current gm/ID  falls off beyond a 
certain value of W/L, and the transistor operating region shifts from weak inversion to 
cut off. Considering this, the transistor is biased in near weak inversion for higher 
gm/ID  ratio. The final transistor dimension is chosen to be 180 µm/0.35 µm (W/L). In 
addition, a high Q passives especially the inductor are needed. An external inductor is 
used since it offers better Q than on-chip inductors. 
Fig. 4-4 (a) Equivalent circuit to evaluate the start up time [41] and (b) Impedance versus 
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4.3.2 Analysis of start-up time 
As discussed earlier, the start-up time of the oscillator limits the maximum 
data rate and hence the energy efficiency. In the Colpitts oscillator, when the data “1” 
switches on the oscillator, a step change in the drain current charges the tank circuit. 
The spectrum of a step signal extends up to infinite frequency with the amplitude 
decreasing with frequency (F{u(t)}= 1/j2πf ). The signal at fo sees a loop gain of more 
than one and in phase, the amplitude builds up until it reaches the maximum value 
limited by the bias current ID, and large signal Gm, as well as the equivalent parallel 
resistance due to the finite Q of L as seen in (4.9). Fig. 4-3(b) shows the small-signal 
equivalent circuit of the Colpitts oscillator, where R represents the dissipative losses 
in the inductor due to finite Q, and RiCG is the input impedance of the transistor 
looking at its source. During the build up, only the fo component of ID flows due to the 
high-Q band pass nature of the loop. Hence, transistor is replaced by a current source 
at carrier frequency, whose envelope is a step to the tank circuit as in Fig. 4-4 (a) [41],  
)()2sin()( tutfKti o                                                                 (4.12)                                                          
Fourier transform of i(t) is obtained by convolving the individual transforms of sine 

















                                         (4.13)                                                          
The current I(f) is to be multiplied with the tank impedance to get the output voltage 
Vout. Since we are interested in the transient behavior of the envelope during start-up, 
the envelope of the current source I
~
(f) and tank impedance Z
~
(f) need to be obtained. 
Envelope of I(f) can be found by shifting the spectral component at fo to base band as 
[42] 










KfI                                                          (4.14) 
Tank admittance and hence impedance exhibits symmetry around fo as shown in 
Fig. 4-4(b). Admittance Y(fo) of the parallel RLC tank in Fig. 4-4(a) at the resonant 












                                  (4.15) 
 
Simplifying this expression, substituting for fo(=1/2πLCeq), imposing the condition 

















To find the envelope of Y(fo±Δf), we shift the curve to be centered at f = 0. This is 
obtained by shifting Y(fo±Δf), by fO and replacing ∆f  by f, and substituting fO from 





















                                         (4.16) 
)()()(
~~~
fIfZfV                                       (4.17) 
Since the output voltage Vout is a product of the current and the impedance, our 
earlier assumption that i
~
(t) in equation (4.12) is a step signal does not affect the result 
as long as Z(f) is selective enough to attenuate the spectrum with frequency ≠ fo. Since 
the Q of the Colpitts oscillator tank is quite high, Z(f) is very selective and the spectral 
components other than fo are largely attenuated  so that whether I(f) decays at 1/f or 1/f 
2
 or 1/f 
3
 is not really a concern. That is, the unit step function u(t) in (4.12) can be 
replaced by the ramp signal or the parabolic signal or any other integrand of u(t),  due 
to the low pass filtering  of the parasitic capacitances, when switching on the VDD or 








(f) from (4.14) and (4.16) in (4.17) gives 














                                       (4.18) 
This represents a first order system and the type is one (a pole at origin and another 
finite pole) [45]. 
The time domain response representation of (4.18) is [45], 
        
)1()( /1
~
teKtv                                            (4.19a) 
Where the time constant is, 
                     eqeqCR2                                                (4.19b) 
The envelope in (4.19) can be shifted by fo to get the real output of oscillator as 




















    Fig. 4-5 Build-up of output voltage in a Colpitts oscillator 
 
The time constant τ is two times the time constant of the RLC tank since the band 
pass function has two times the bandwidth of low pass. The oscillation builds up 
exponentially with a time constant of eqeqCR2 , as also shown in Fig. 4-5. Req in (4.8) 
is approximately equal to Reff (=1/(n
2 
× [gm + gmbs + gds ]) as it is much lower than R.  
In other words, the loaded Q of L (QL) is much lower than the unloaded Q (QU). The 
rise time tr, is defined as the time taken for the output to rise from 10% to 90% of its 
final value, and it is obtained from (4.20) as below, 















                                      (4.21a). 
While substituting for Req, resistance R in (4.8) is neglected as the resistance appearing 
in parallel is much lower (~1/gm). It may be noted that rise time tr in (4.21a) can also be 
expressed in terms of the loaded Q (QL) of the resonator and fo. Substituting for Ceq in 
terms of fo and noting that QL = Req / 2π fo we get, 
oLeqeqr fQRCt  2/4.44.42.2                                             (4.21b). 
 
The rise time predicted by (4.21a) and (4.21b) is plotted against the simulated results 
in Fig. 4-6, where L= 52 nH (ideal), W/L = 180 µm/0.35 µm, C1 = 3.4 pF, C2 = 7.8 pF 
(i.e., Ceq = 2.37 pF) and n = 0.303. Although (4.21) does not take the load capacitance 
of the buffer and interconnect parasitic capacitance into account, it provides us the 
insights into how the start-up time of the oscillator can be reduced for high data rate.  
 
Fig. 4-6 Variation of gm and rise time (tr) vs. drain current (ID). The estimated rise time as per 
(4.21) is compared with the simulated results. 
According to (4.21), the start-up time can be reduced by (i) increasing the gm, (ii) 
reducing the Q of the inductor to reduce Req, (iii) increasing the value of n, or (iv) 




reducing Ceq. However, there are some limitations. First, to increase gm, we need to 
either increase the bias current or the transistor size. The former increases the power 
consumption, while the latter increases the parasitic which must be much smaller than 
Ceq. Secondly, the reduction of  Req will result in a drastic increase in power 
consumption. Thirdly, the increase of n is limited since the value beyond 0.3 is likely 
to cause squegging and may bring the loop to the stable region [41]. Also when C1 is 
increased while maintaining the same Ceq, it will be difficult for the capacitive divider 
to drive the transistor due to loading. Finally, reduction of Ceq is limited by the 
oscillation frequency.   
The above analysis of the start-up time suggests that the increase of gm seems to be a 
better option to speed up the oscillation. To avoid the penalty on dc power consumption, 
a speed-up scheme that only increases the gm briefly during the start-up is proposed. 
This can be done by briefly increasing the bias current during the start-up. The proposed 
speed-up scheme is illustrated in Fig. 4-7. The additional current IA is only switched on 
momentarily for a short duration by the monoshot (tM), on the rising edge of the data “1” 
so that gm is boosted. It has been shown that this indeed shortens the start-up time of the 
oscillation, as illustrated by the dotted lines in Fig. 4-7(b). Simulated values of the rise 
time versus monoshot duration (tM) and corresponding small increase in dc power 
consumption (Pdc) assuming a data rate of 1-Mb/s is plotted in Fig. 4-8(a). Rise time can 
also be reduced by increasing the amplitude of IA, as shown by the plots in Fig. 4-8(b) 
for tM of 20 and 40 nsec. However, increasing IA beyond 500 µA, for tM = 40 nsec 
results in output amplitude crossing the steady state value (overshoot in envelope) for a 
brief time before reaching the steady state. This is because the steady amplitude 
determined by product of the steady state dc current IO and the tank impedance R. 
Hence, once the rise time tR  is less than the monoshot duration (tM)),  the amplitude at tR  




is equal to the product of (IO+ IA)× Req and then just after tM, it reduces to  IO× Req.  Hence, 
the monoshot duration, tM needs to be always lower than tR for dc current beyond 200 

















(a) (b)  
 Fig. 4-7(a) Proposed speed-up scheme for Colpitts oscillator. (b) Improvement in the rise 













Fig. 4-8 (a) Rise time (tR) and Pdc vs. monoshot duration (tM) for IA  and IO of 100 µA, VDD of 
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4.4 Buffer  
Buffer needs to deliver the desired output power of around -13 dBm to the Antenna 
or TxRx switch, whose impedance is 50 Ω. The main considerations for the buffer 
design are its efficiency and low voltage operation. The linearity of the buffer is not a 
major concern, since OOK output spectrum of non-linear and linear PA remains same 
when base band pulse is not shaped [42]. Fig. 4-9 (a) shows the effect of non-linear 
PA on an OOK modulated signal by square wave. Although the carrier is modified 
into a square wave there by producing components at 3fo and 5fo, the envelope and 
hence spectrum at fo, is unaffected by the non linear PA. The band-pass nature of 
matching elements (LC tank) and the other RF elements like switch, filter and antenna 
following the PA will attenuate the already weaker 3fo and 5fo components. Hence, 
the spectrum at fo is unaffected, when the base band (data) binary waveform is not 
shaped. Fig. 4-9 (b) shows the effect of non-linear PA on an OOK modulated signal 
by square wave whose edges are shaped. Such pulse shaping is done to reduce the 
bandwidth by concentrating most of the energy in the main lobe of the spectrum [42]. 
As far as the PA is concerned, the envelope of the input is smoothly rising as against a 
sudden change. This could happen even due to the finite rise time of the oscillator as 
we had seen in the previous section. When passed through the non-linear PA, the 
output reaches the peak value when the input exceeds the threshold, even though the 
input is still rising. Hence, the rise time is improved in fact with a non-linear PA. The 
occupied bandwidth (OBW) increases slightly since, the exact pulse shaping is lost. 
Hence, a non-linear PA improves the energy efficiency not only due to efficient 
region of operation but also by reducing the rise time (facilitating higher data rates). 
 




In the proposed transmitter the digital data is not pulse shaped, but the finite rise 
time and fall time of oscillator during ON and OFF result in slightly shaping of the 
spectrum. This slight shaping in spectrum is lost when passed through a non linear PA 
due to spectral re-growth. This minor spectral re-growth is tolerable when the radiated 
power is lower, especially when it is below the radiation levels defined by ETSI and 
FCC [5-6]. In the case of higher radiated power, tuned circuits are usually employed 
in the output matching circuitry to limit the out of band emission in order to meet the 
statutory requirements specified by the ETSI and FCC [5-6]. We will see later that the 
spectral compliance is indeed ensured in the Measurement Results section 4.6. The 
measured results also demonstrate that the non-linear PA reduces the buildup duration 
and hence helps to reduce the dynamic power consumption during the buildup. 
(a) No pulse shaping done to the baseband (data) waveform
(b) Baseband binary (data) waveform is pulse shaped or the oscillator output shows finite rise time
Rise time is 
reduced
Finite rise time
Input Non-linear PA Output
 
Fig. 4-9 The effect of non-linear PA on an OOK modulated signal (a) by a square wave and 
(b) by a pulse shaped square wave (also happens when there is finite oscillator rise time). 




4.4.1 Design Choices of Buffer 
 Reported topologies for WSN applications are invariably non-linear to achieve 
the best efficiency. Tuned circuits are employed in the output matching circuitry to 
block the non-linear products at the harmonic frequencies. Table 4-2 shows the 
widely published circuits of buffer for low power WSN applications. Switched power 
amplifier like inverter with or without a current source as shown in second and third 
row of Table 4-2, exhibits good efficiency since the conduction angle is very low. 
Also termed as push-pull topology, it maximizes gm/ID as the effective gm is doubled, 
as it is the sum of PMOS and NMOS reusing the current.  
Inverter with the current source has three transistors from VDD to ground thus 
minimum VDD required is (2VGS+VDSAT), and hence is not suitable for low supply 
voltage applications. The current source transistor can be avoided by using voltage 
bias but then the dc current varies with process and VDD. Even without the current 
source the minimum VDD is 2VGS, which is still higher than the targeted 1V in 0.35-
µm CMOS. It also suffers from poor isolation from output to input. Variations in the 
load impedance due to component variations, affects the input impedance, input 
swing, gain, dynamic current consumption and the frequency of the oscillator due to 
pulling. Poor isolation also leads to injection locking of the oscillator to the frequency 
of the signal at antenna port. We thus have designed the cascode structure as shown in 
Row 1, with and without current source as shown in Fig. 4-10. M2 isolates the output 








Table 4-2 Published Buffer circuits for low power WSN applications  
 
Reference: Topology Features 
B.P. Otis et al. VLSI 
symp 2004 [43], 
B.P. Otis et al. ISSCC 
2005 [29] 
 
fo = 1.9GHz, 
Po =1.6dBm 
η = 17% (Full Tx) 
0.13µm CMOS 
VDD =1.2V 
J P Carmo et al. 





















 Differential structures are insensitive to common mode noise and were used in 
[10-11], which either needs a single to differential converter or a differential input 





















single ended topology and achieve the immunity to noise by use of appropriate supply 
decoupling. Another issue with single ended design compared with differential 
structure is the absence of virtual ground and hence the effect of VDD and ground 
inductance. While the inductance in the VDD bond wire can be absorbed into load 
inductance, ground inductance is minimized by using multiple ground pads.  
 
Fig. 4-10  Schematics of two versions of Buffers (a) Current source based biasing (b) Voltage 
bias (reduced Vds drop). 
 
4.4.2 Circuit Design of Buffer 
 Maximizing the voltage at the input of buffer helps to operate the buffer in the 
non-linear region thereby reducing the conduction angle and the dc current 
consumption. A larger coupling capacitor (Cin in Fig. 4-10) is preferred between 
oscillator and buffer to maximize the input swing to buffer. The bottom plate 
capacitance of poly to poly capacitor in a typical digital process is 25%, which 
couples portion of the signal to ground.  The bottom plate capacitance of larger Cin 
loads the oscillator heavier which increases current consumption of the oscillator. 



























consumption of oscillator and buffer. The desired voltage swing at the input of buffer 
is around 500 mV, after few co-simulations with the oscillator.  Removing the 
coupling capacitor is not possible since the dc bias at the two terminals are different. 
M1 and M2 form the cascode buffer as shown in Fig. 4-10. The external output 
matching circuitry (L1, L2 and C) and board parasitic are isolated from the input by 
M2. The voltage headroom available at the drain node of M2 is equal to [VDD-3VDS] 
after allowing for the VDS drop of M1, M2 and M3. Due to the inductive load, the 
voltage swing is twice this voltage headroom. The supply voltage VDD (which in our 
case is 1V) and the required output power decide the load resistance RL at the drain. 
When the drain is connected to a inductor, the peak to peak voltage at the drain is 
equal to 2(VDD-3VDS) and the RMS voltage is (VDD-3VDS)/sqrt(2). For an output power 
of 100µW (-10dBm), VDD of 1V and VDS drop of 100mV, the resistance at drain node 
is 3.4 KOhms. The drain inductance is resonated by a capacitor (which absorbs 
devices Cgd, Cdb, and pad capacitance) at 433 MHz to get the impedance around 3.4 
KOhms. A series resonant circuit follows to match this impedance to 50 ohms of the 
antenna. The power level of -10dBm at this level of designs is about 3 dB higher than 
the specified -13 dBm to account for the losses in the matching network and 
transmission line in the PCB. 
The large signal Gm of input transistor M1 is optimized such that it maximizes the 










                                                      (4.22a) 
In case of the circuit in Fig 4-10(b) without current source, the voltage head room is 










                                                     (4.22b) 




RL is the load impedance at fo. A larger size of M1 to maximize Gm1 increases CGS1, 
increasing the dynamic current consumption in the buffer and increases the current 
consumed in the oscillator due to the increased driving requirement.  
Fig. 4-11(a) and (b) plots the simulated efficiency and output power versus the input 
voltage swing with various bias currents for the buffer in Fig. 4-10 (a) and (b) 
respectively. When the current source is modulated by the binary data with equal 
probability for “0” and “1”, the efficiency is doubled. 
Efficiency of the buffer in Fig. 4.10 (a) peaks at a dc bias current (IB) of 545 µA 
when  the input swing is around 500 mV  delivering an output power of 130 µW (-8.9 
dBm). At lower input swings, the transistor conduction angle goes up, the output 
power and efficiency lowers with a marginal reduction in the dynamic dc power 
consumption. If the input swing goes up, output power does not go up since the swing 
at the drain node of the common gate transistor M2 is limited, and cannot exceed the 
2× (VDD-3VDS), which along with the impedance level decides the output power.  
The buffer with tail current source in Fig. 4-10(a) is switched ON by turning on gate 
bias voltage to the current source. This is a low impedance node since a diode 
connected transistor establishes the bias. Therefore when the bias voltage is switched 
on, it settles very fast. In case of the buffer without tail current source in Fig. 4-10 (b) 
the buffer is switched on by turning on the gate bias voltage Vbias2 which is applied to 
the gate of M1 through resistor R. R is made larger to isolate the RF signal from the 
dc. Larger R (few 10s of KOhm) along with the added bottom plate capacitance of Cin 
delays the bias settling significantly and affects the ON time and the data rate. 
Moreover the bias current ID1 will not be accurate under PVT variations. Although the 
circuit in Fig 4.10(b) demonstrates better efficiency due to the higher voltage swing at 




the output (drain of M2) node, it requires higher settling time when the buffer is 
















Fig. 4-11(a) Efficiency and Output Power to 50-Ohm load versus Input Swing for the current 
















Fig. 4-10(b) Efficiency and Output Power to 50-Ohm load versus Input Swing for the current 






































Input Swing , mV
Po and Efficiency  Vs Input Swing
Efficiency at  VGS = 708mV Efficiency at  VGS = 607mV
Efficiency at  VGS = 472mV Output Power at VGS = 607mV




































Input Swing , mV
Po and Efficiency  Vs Input Swing
Efficiency at ID = 690 µA Efficiency at ID  = 545 µA
Output Power at ID = 545 µA Output Power at ID = 690 µA




Large signal output impedance is matched to 50 Ohm through the matching network 
consisting of L1, L2 and C. L1 resonates with the drain parasitic of M2 to get an 
impedance of about 3.4 KOhm which is then matched to 50 Ohm by the impedance 
transformation of L2 and C4. M3 is turned on when the data is „0‟, to reduce the decay 
time to about 7 ns and is only about 3 cycles of the carrier. 
Once the buffer is switched on and the input is applied, the output does not reach its 
final amplitude instantaneously due to the charging time of LC matching circuit. The 
buffer‟s input voltage (oscillator output) is also low during the build-up phase, which 
further slows down the settling of the buffer output to its final peak to peak value.  To 
speed up the charging process, gm of buffer is also boosted by an additional current 
source for a brief duration, similar to the oscillator. This additional current is 
controlled by the same mono-shot pulse that is used for the oscillator. Hence, we 
pump in additional dc current during the buildup time to speed up the output in 
response to the input signal as shown in Fig. 4-12. The additional dc current helps to 
charge the tank circuit faster. Transistor M3 helps switch the output off rapidly and 














Fig. 4-12 Circuit schematics of the buffer 




4.5 Proposed Modification in the OOK transmitter for fast start-up 
of oscillation 
 
As seen in the previous section, in order to accelerate the start-up, two additional 
current sources are added to supplement bias currents of the oscillator and buffer. The 
circuit consisting of the auxiliary current sources IA1 and IA2 in dotted line is added to 
the conventional OOK transmitter in Fig. 4.1. IA1 and IA2 are controlled by a mono-
shot circuit and are only turned on briefly during the build–up of the oscillation for 














Fig. 4.13 Block Diagram of the proposed OOK transmitter. 
4.5.1 Complete OOK Transmitter 
Fig. 4-14 shows the circuit diagram of the complete OOK transmitter with its 
biasing circuits. M1, L1, C1 and C2 form the Colpitts oscillator with the current source 
M6.  Capacitor C2 is made adjustable to cater for process variations. Colpitts oscillator 
was co-designed with the buffer and the optimization was done including the parasitic 
of the passives and pads. 




Current source M6 and M10 are switched off during the transmission of „0‟ through 
M7 and M8 respectively. The mono-stable circuit produces a small pulse during the 
rising edge of the data “1” to boost the oscillator biasing current IO by IA1 and buffer 
current IB by IA2 for a brief time to speed up the build-up at the output. The 
Monostable multi-vibrator (mono-shot) consists of a RC circuit interposed between a 
NOR gate and NOT gate. Duration of the monoshot pulse (tM) is determined by the R 
value in the RC circuit.  The resistor is made programmable in one of the test chips 










Fig. 4-14 Circuit diagram of the complete OOK transmitter. 
  
4.6 Measurement Results 
The OOK transmitter with the proposed speed up scheme, is fabricated in a low cost 
0.35-μm 2P4M (2poly 4metal) CMOS process and operated under a supply voltage of 
1 V which is less than two times the threshold voltage of the process. Chip 
microphotograph is shown in Fig. 4-15. Test chip measures 2200 μm x 800 μm, 
consisting of 3 designs with an active area of 525 μm Χ 300 μm each. The test chip 
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consisted of three designs. In the first design the monoshot duration (tM) was made 
digitally programmable. In the second design the resistor determining tM was mounted 
external to the chip. In the third design, the buffer in Fig. 4-10(b) without the tail 
current source is employed. As discussed in section 4.4.2, although this buffer shows 
a better efficiency, the data rate is limited reducing the energy efficiency. In this 
section, we will discuss the results of the first two designs. The chip was bonded to a 
commercial CQFP44 package and tested on a cost effective FR4 PCB as shown in 
Fig. 4-16. The load inductance L1 and L2 were partly constituted by the bond-wire and 
the PCB trace. Initially the transmitter was characterized like a power oscillator with 
the data input being shorted to VDD (all „1‟s).  Later the measurements with the 
transmitter being modulated by the DATA are characterized. Measurement set up is 
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Fig. 4-16 Characterizing PCB for the OOK transmitter. Right side is for 
characterizing the test chip 1 and the left portion is for characterizing the rest of the 
























Fig. 4- 18 (a) shows the carrier measured in 5 MHz span. The noise floor within this 
span is lower than 75 dB from the carrier. Since, the transmitter does not have a high 
Q resonator, frequency wandering over time was measured by using the max-hold 
option of the spectrum analyzer with the span set at 1 MHz. Frequency variation for 
about 10 minutes is 120 KHz as shown in Fig. 4- 18 (b). Frequency variation for a 
couple of minutes is around 50 KHz. Such accuracy was possible due to the use of 
high-Q off-chip inductor with a Q of 50 [44]. 
 














Fig. 4-18 (a) Carrier measured with data input connected to VDD, (b) Frequency wandering for 
few minutes 
  




The transmitter output power is   -12.5 dBm to a 50Ω load consuming 1.2 mA 
including the mono-shot current of 100 µA. As discussed in the previous section, the 
bottom plate capacitance of poly-to-poly coupling capacitor C3 grounds 25% of signal 
to ground, considerably increasing the current consumption in a standard CMOS 
process. RFCMOS process supports MIM capacitors with negligible bottom plate 
capacitance and hence the current consumption will be even lower. The frequency 
variation with respect to bias current of the oscillator and temperature, shows positive 
and negative slope as shown in Fig 4-19 (b) and (c) respectively.  Thus a proportional 
to absolute temperature (PTAT) bias current is the better option rather than the 
constant current source used in our implementation. Fig. 4-19(a) shows the supply 
pushing for VDD±5%. The pushing of 150 KHz and the wandering of 120 KHz in 
Fig.4.18(b) are much lower than the transmission bandwidth which is 1.5 times the 
desired data rate of 3 Mb/s to 10 Mb/s. Thus, the SNR degradation due to frequency 
variation is negligible in the OOK energy detector tuned to 434 MHz. 
The performance with data transmission is first tested by applying „1010‟ pattern 
and then measuring the output delivered to 50 Ohm load. When the speed-up circuit is 
disabled the data rate is 3-Mb/s as shown in Fig 4-20(a). With the speed-up circuit 
enabled, the data rate is increased to 5.5–Mb/s and 10-Mb/s with monoshot durations 
of tM = 8 ns and 24 ns, as shown in Fig. 4-20(b) and 4-20(c), respectively. Measured 
rise time is about 190 ns, 120 ns and 70 ns respectively, close to that obtained in the 
simulation and estimated in (4-21). As  shown in Fig. 4-20(c), the oscillation builds 
up after some delay from the instant data goes to „1‟, losing about 30% of signal 
energy. This is because the growth of the output voltage follows (4-20) and is slow 
initially even with reduced time constant. Loss of 30% signal energy is equivalent to 
1.5 dB loss in power, which makes the effective radiated power to be -14.2 dBm.  

























































(c) Freq. versus Temperature




































Fig. 4-20 Output of the transmitter with “1010” data pattern (a) at 3-Mb/s when 
speed-up circuit is disabled. (b) at 5.5-Mb/s when speed-up circuit is enabled with 
monoshot setting of 8ns, and (c) at 10-Mb/s when speed-up circuit is enabled with 















Fig.4-21(a) and (b) show the spectrum for the modulated signals for a data input of 
„1010‟ pattern and a PRBS sequence, respectively at a data rate of 10-Mb/s. The 
spectrum meets the spurious emission requirements of FCC and ETSI [5-6]. 
Transmission bandwidth in which 90% of signal energy is concentrated is 1.5 times 
the data rate for OOK modulation. Measured spectrum at 3m distance when the 
transmitter was modulated with  10-Mb/s PRBS data is shown in Fig.4.22. Dipole 
antennae (-2 dBi gain) were connected to the transmitter and spectrum analyzer. 
Received power varies around -59 dBm±5 dB in the lab environment with the 
resolution bandwidth set at 8 MHz. 
  




























Fig. 4-21 OOK modulated output spectrum 10-Mb/s when speed-up circuit is enabled. 
(a) for a  “1010” data pattern and (b) for a PRBS data 
 






Fig. 4-22 Received spectrum at 3-m distance with transmitter modulated by PRBS 
data pattern at 10-Mb/s with speed-up enabled. (Tx and Rx Antenna Gain is about -
2dBi). 
Table 4-3 summarizes the measured results. Measured dc current consumption with 
the speed-up is slightly lower than dc current without speed up scheme due to the 
reduction of the current in the buffer during the build-up. When the speed-up is 
enabled, buffer operates in the non linear region for most part of the build-up phase 
and hence the efficiency is better. In both cases the dc current is the average current 
when the transmitter is modulated by equal probability of „0‟ and „1‟. 
Table 4-3 Summary of the Measurement Results on OOK Transmitter  
 
PARAMETER MEASURED VALUE 
Output Power -12.5 dBm 
DC Power 
1 V × 560 µA / 1 V × 518 µA(with speed-up) 
(when modulated with equal probability PRBS) 
Data Rate 3 Mb/s / 10 Mb/s (with speed-up) 
Energy Efficiency 187 pJ/bit / 51.8 pJ/bit (with speed-up) 
Rise Time 190 ns / 70 ns (with speed-up) 
Chip Size 525 μm Χ 300 μm 
Technology 0.35-μm CMOS 
 




4.7 Performance comparison 
 Both FOM1 (nJ/bit) and the normalized FOMTX  (nJ/{bit×mW}),  proposed in 
Chapter 2, are used in Table 4-4, for comparison with other published results. The 
proposed Tx performs favorably and offers the best FOM1 and FOMTX, in spite of 
using cost effective 0.35-μm standard CMOS process without MIM capacitors and 
deep n-well option. Although [18] implemented in 0.18-μm CMOS shows a better 
FOMTX than the proposed OOK transmitter, it needs a 3-V supply, which is against 
our objective of single cell operation. Higher VDD and lower VTH, in [18] leads to 
larger voltage swing available at the load, thus requiring lower (Gm) current 
consumption of the buffer as shown by (4.21a) and (4.21b). Both FOM1 and FOMTX 
neglect the degraded receiver sensitivity. For example, heavily duty-cycled 
transmitter with high data rate may yield better FOM1 and FOMTX. However, high 
data rate increases noise bandwidth degrading the sensitivity of the Rx. Nevertheless 
FOMTX proposed by us in [39], has been used by other leading researcher‟s as well, 
one example being the ISSCC2011 paper by IMEC [28]. 
Table 4-4 Comparison of the proposed OOK Transmitter with other published work 
PARAMETER THIS WORK [10] [15] [11] [13] [12] [18] 
Po, mW 0.054 0.3 10 0.6/0.072 1 1.2 0.975 
Pdc, mW 0.518/0.56 1 25 9.1/3.8 1.8 1.35 2.58 
Bit Rate,  Mb/s 10/3 0.3 0.025 1 0.156 0.33 40 
Modulation OOK FSK FSK OOK OOK OOK OOK 
FOM1,  nJ/bit 0.052/0.187 3 1000 9.1/3.8 11.54 4.09 0.0645 
FOMTX, 
nJ/(bit*mW) 
0.97/3.48 10 100 14.4/52.8 11.54 3.41 0.066 
Technology, µm 0.35 CMOS 
0.13 











Frequency, GHz 0.433 2.4 0.433 0.9165 1.9 1.9 0.439 
VDD, V 1 0.4 1.2 0.8-1.4  0.65 3 
Output Single Ended Differential Differential Differential Single Ended Single Ended Single Ended 
 






In this Chapter we have proposed a low power OOK transmitter that adapts for data 
rates varying from 3 Mb/s to 10 Mb/s. Such higher data rates enhance the energy 
efficiency significantly, but needs faster build up of OOK signal. In order to fasten the 
start-up, we derived a closed form equation with respect to time for the envelope of 
colpitts oscillator.  The rise time was hence derived and speed-up circuit to reduce the 
start-up time of the colpitts oscillator and buffer was proposed. The speed-up circuit 
provides additional bias currents for a short duration to accelerate the start-up when 
transmitting “1”. This has effectively boosted the data rate with little penalty on the 
overall power consumption and led to an energy efficiencient OOK transmitter which 
is vital in WSN/WBAN applications. The resulting OOK transmitter achieves an 
energy efficiency of 52pJ/bit with a data rate up to 10-Mb/s. Furthermore, by 
changing the duration in which the speed-up circuit is activated, the transmitter data 















CHAPTER 5   
DESIGN OF SUPER-REGENERATIVE RECEIVER 
5.1 Introduction to OOK Receiver   
OOK receivers normally are energy detectors as they only need to detect the 
presence and absence of the carrier in the bit period. They are in general non-coherent 
as there is no need to extract either the phase information or the frequency 
information. They are tuned to the required frequency band.  Wideband non-linear 
envelope detectors are the popular choice [11] for low power implementation as they 
do not need a local oscillator. The incoming OOK signal is amplified at the received 
RF frequency, very similar to Tuned Radio Frequency (TRF) receivers of older times. 
Once the signal reaches a sufficient magnitude an envelope detector or a squarer is 
employed to detect the presence/absence of carrier. In contrast to the super-
heterodyne receiver, the detection is done at the RF frequency itself without down 
conversion to the Intermediate Frequency (IF). One of the disadvantages of 
amplification at RF frequency is the significantly higher dc current per dB of gain. 
Super-Regenerative Receivers (SRR) employ Super-Regenerative Oscillator (SRO), 
which helps to reduce the current consumption for providing the RF gain. A single 
SRO can provide sufficient amplitude for an envelope detector to detect as will be 
discussed in next section.  A single SRO can provide sufficient amplitude for an 
envelope detector to detect as will be discussed in next section. The SRO provides the 
necessary RF gain which is normally require multi-stage LNAs, such as in [11], in the 




conventional OOK receivers for similar sensitivity. The SRO output (in fact any 
oscillator output) will be a continuous and constant amplitude sinusoidal signal if not 
quenched and will not respond to the modulated input signal. Hence, the SRO output 
needs to be switched off (or quenched) regularly at a rate faster than (or equal to) the 
data rate, so that it can sense the modulated signal. Complication added by the quench 
circuit and the time dependant gain makes the SRR performance more sensitive to 
PVT when compared to [11]. 
A particular contribution of this chapter is the quench alignment circuit which 
reduces the quench frequency (fq) to the theoretical minimum value, optimizing the 
sensitivity and selectivity performance. The SRO utilizes the same colpitts oscillator 
demonstrated in Chapter 4, in order to explore the reusability of the oscillator in 
transmitter. 
 

















Fig. 5-1 Block Diagram of a Super-Regenerative Receiver (SRR).   
 




 Fig. 5-1 shows the block diagram of the Super-Regenerative Receiver (SRR). 
It is similar to the wide band OOK detectors published for WBAN application in [11] 
except that only one stage of RF amplifiers (i.e., the LNA) is employed, which 
reduces the dc power. The SRO provides very large gain, so that the output can be 
detected by an envelope detector. The envelope detector output representing the data 
is amplified by a baseband amplifier and  then latched. The latch output represents the 
baseband binary data with correct timing and amplitude level. The LNA serves three 
purposes. They are (i) to match to the antenna impedance (50Ω), (ii) to improve the 
sensitivity as it is difficult to minimize the NF of the SRO (SNROUT/SNRIN) with the 
constraints of quenching etc., (to be discussed in next section), and (iii) to provide 
isolation of the SRO to the antenna. The isolation is necessary since the SRO 
oscillates at the RF frequency even when the RF input is not present.  
 
 
5.3 Reuse of Colpitts oscillator as SRO 
The Colpitts oscillator in the transmitter described in Chapter 4 can be reused 
as the SRO for the SRR with a suitable quenching mechanism to switch off the output 
periodically. This will save significant passives involved in the tank circuit, when the 
transceiver operates in Time Division Duplex (TDD). Fig. 5.2 shows the 
configuration of the Colpitts oscillator as SRO. Main function of the transistor M2 is 
to mirror the bias current (IB) modulated by the quench signal to produce the quench 
current (IQ). M2 also acts very similar to the LNA in Fig. 5-1, converting the input RF 
voltage signal to current IRF.  
















Fig. 5-2 Colpitts Super-Regenerative Oscillator (SRO). 
5.3.1 OOK Detection with SRO  
To analyze the oscillator behavior for an OOK input signal, let us first assume that 
the quench output is zero. This means, SW1 is closed providing the necessary bias 
current to the Colpitts oscillator and SW2 is open. Let us assume that there is no signal 
injected at the RFIN pin, which corresponds to an „OFF‟ signal („0‟). Initially the 
oscillator amplifies the noise at the input (which is -174 dBm/Hz for 50Ω antenna). 
The oscillator output VO, starts to build up from the noise level as shown by the red 







                                           (5.1) 
 
This equation is valid only when the quench signal is zero (or not applied) and the 
RFIN signal is not applied. Even when the quench signal is applied, (5.1) is valid for 
limited period of time the quench signal is low and the applied RF signal is zero.  In 
order for the output to rise to a significant value, the time constant ReqCeq needs to be 
smaller than the quench period tquench. As  seen in Chapter 4, reducing this time 
constant is equivalent to reducing the loaded Q, which can be achieved by increasing 




gm1 (or ID1). Increasing the bias current ID1 also increases the super regenerative gain 
GS since the magnitude of negative resistance also is increased as will be seen in 
shortly. The quench signal modulates ID1, thus varying the negative resistance of the 
active circuit.  
 When the RF input signal is injected in to the oscillator corresponding to „ON‟ 
or „1‟, (with SW1 closed and SW2 open) the initial oscillator output VO is the 
amplified version of the input signal, which is much larger than the noise level. The 
envelope of the oscillator output VO raises faster as the initial amplitude is much 
higher. Corresponding output and the envelope are shown by the dotted lines in blue 
and black color curves respectively in Fig. 5-3. The oscillator output for both „0‟ and 
„1‟ are limited only by the steady state amplitude, which is nearly equivalent to 
2(VDD-2VDS). 
The OOK input signal can thus be detected by detecting the envelope of the input 
signal at an appropriate time. For example, say at 5 nsec in Fig. 5-3, the amplitude of 
the envelope corresponding to „0‟ is about 200 mV and for „1‟, it is about 800 mV 
(assuming that the steady state amplitude is 1 V). This mode of operation is called 
linear mode of operation. Once the data is detected, VO is brought to zero by applying 
the quench signal for a short time. When quench is applied SW2 is closed shorting of 
VO to ground and at the same time the oscillator is deprived of the dc current by 
opening SW1. Hence, VO becomes zero when quench is applied. By controlling the 
switch SW1, the quench signal modulates bias current IB thus controlling the drain 
current ID1. The response of the SRO, when quench signal is applied is depicted in Fig. 
5-4. Another popular method is to allow VO to reach the steady state amplitude for 
both „0‟ and „1‟ and to detect the duration for which the envelope stays in the highest 
value or above certain threshold. In this case, the quench signal needs to be applied at 




a later time, say about 25-30 ns referring to Fig 5-3. Duration can be easily detected 
by means of a high frequency counter. This mode of operation is called logarithmic 
mode of operation. Since this mode of operation needs a longer time for the oscillator 
output to build up, it effectively limits the achievable data rate. We have opted for 

































Fig. 5-3 Colpitts SRO output for the two states of the OOK received signal with zero 
quench signal (SW2 open and SW1 closed). 














Fig. 5-4 Colpitts SRO output for the OOK  RF input signal with rectangular quench 
signal (Envelope of SRO output is shown by the dotted lines). 
 
The time varying quench signal makes analysis of the SRO more involved. 
Since the quench cycle is repetitive and the SRO output goes back to zero at the end 
of each cycle, analysis of the behavior within one quench cycle is enough when the 
SRO is excited by OOK signal. The possible conditions are either an excitation („1‟) 
or no excitation („0‟).   
Fig. 5-5(a) shows the circuit of the SRO. Fig. 5-5(b) shows the equivalent 
circuit with gm as a function of time, since the quench is a function of time. The 
quench is sketched in Fig. 5-5(c). Corresponding movement of poles as the quench 
signal is applied is shown in Fig 5-5(d).  
 











































































 Fig. 5-5 (a) Colpitts oscillator Loop, (b) Equivalent circuit (c) Bias current waveform 
in one quench cycle and (d) the movement of poles as the quench is applied.  
 
As seen in Chapter 4, RTANK represents the dissipative losses in the inductor 





























o   .                                                                (5.2a) 
Also, the loaded Q is given by, 




















                                                 
(5.2c)
             
In the absence of the voltage controlled current source which represents the 



















                                           
(5.3) 
It is evident by comparing (5.2) and (5.3), that the real parts of the poles are 
influenced by the value of gm. The real part (σ) varies from negative value determined 
by Zo, ωO and RTANK to a positive value as gm increases from zero to some value 
beyond the gmMIN (minimum gm for oscillation). 
 For t < t1, ID1=0 and hence, gm1=0. The oscillator output is zero, which is 
known as quenched state. The poles are equal to that of (5.3), with positive values of 
damping factor. The system is over damped with poles at LHP as shown by Fig. 5-5 
(d) at t1. For t1 < t < t2 :- As the drain current ID1 is increased, gm1×A increases and 
injects the signal in the tank circuit offsetting the losses due to RTANK.  The coefficient 
of S term in (5.2a), which represents the damping factor, starts to decrease and the 
poles start to move towards the imaginary axis (right side). For ID1 < ICRITICAL, gm1  is 
smaller than gmMIN, the poles are still in the LHP, but closer to imaginary axis 
effectively increasing the tank Q.  The whole SRO acts like a high “Q” band pass 
filter, with some gain. This mode of operation is known as regenerative and is 
exploited some times. When the current is equal to ICRITICAL, the circuit becomes 
unstable. At this point the poles are in the imaginary axis, with infinite Q and zero 
damping factor. As ID1 increases beyond ICRITICAL, the poles move to the right half 
plane (RHP). The loaded Q starts to decrease as the poles move away from the 




imaginary axis. The SRO starts to oscillate with the start up time proportional to the 
current in excess of ICRITICAL as described in Chapter 4. This is also evident from 
equation (5.1).  Hence, the amplitude of the envelope is proportional to the excess 
current and time duration for which the oscillation has been allowed to build (t4-t1) in 
Fig 5.5 (c). Hence, it is proportional to the shaded area A- and is known as super 
regenerative gain GS.  GS  has been derived for SROs with various quench signals 
such as saw tooth, sinusoidal and triangular besides the square (or rectangular) wave 
under consideration. Trade-off exists between these quench signals although the 
magnitude of performance difference is not vastly different. Square wave quench 
offers the best GS but the worst selectivity and sensitivity. But it is simpler to 
implement and most importantly will facilitate easy reuse of the SRO in the 
transmitter mode for OOK modulation as well. The oscillator reuse will be discussed 
in the next Chapter. In order for an envelope detector to be able to detect the SRO 
output we need a high GS which for square wave quench is given by [22]: 
   
     




     
     
         
 
 
                                  (5.4) 
Where ΔΩ = difference between the minimum damping factor and the mean 
damping factor; A- is the shaded area (under damped area) in Fig. 5-5(c); Ωq is 
normalized quench frequency and is the ratio of quench frequency and mean damping 
frequency; and they are given by [22], 
   
            
         
                                                          (5.5a) 
                                                                    (5.5b) 
   
  
 
                                                          (5.5a) 
Assume that there is no LNA after the antenna, to reduce the power 
consumption large GS is desired.  GS can be increased by increasing ΔΩ,      and A-. 




All the three parameters amount to increasing the bias current beyond the critical 
current and is proportional to [IP - ICRITICAL]. The dependence of  ΔΩ, and A- are 
evident from equations (5-5a) and (5-5b) respectively. To increase Ωq, the average 
damping frequency needs to be minimized, which also means the net resistance (= 
RTANK -1/[gm×A]) needs to be minimized. This amounts to increasing the gm, which 
again can be done only by increasing [IP - ICRITICAL]. GS increases exponentially with 
the shaded area A- and can be increased either by increasing the peak current [IP - 
ICRITICAL] (vertical dimension) or the quench (low) period or the „ON‟ duration [t4 – t2] 
(horizontal dimension). Increasing [IP - ICRITICAL] increases ΔΩ as seen in (5.5a), 
which increases the 3-dB bandwidth (BW3dB) which is given below [22]. 
       
   
  
                                                   (5.6) 
Direct dependence of BW3dB on current is quite expected, since the oscillations will 
build faster with higher drain current. The increase of the 3-dB bandwidth will result 
in degradation in receiver sensitivity since the in-band noise is increased. The effect 
of wide BW3dB on the sensitivity is more detrimental in the SRR, when compared with 
the conventional receivers, since SRO noise consists of folded noise in addition to the 
thermal noise within the 3-dB bandwidth (BW3dB). The degradation in sensitivity will 
be analyzed in the next section.  
Thus, to improve the sensitivity, BW3dB need to be minimized without 
compromising GS. This can be achieved only by maximizing [t4 – t2]. Two choices are 
made in our design: (i) The theoretical minimum value of  fq  equal to the data rate  fD, 
is used. As seen from (5.6), with minimum fq (= fD), the 3-dB bandwidth (BW3dB) is 
also minimized, thus improving the selectivity as well. Minimal fq also reduces the 
power consumption in the quench circuits. (ii) The duty cycle (SRO „ON‟ duration or 




the term t4-t2 in equation (5) is made 75%, which further helps to increase the 
sensitivity (by increasing GS) without compromising selectivity (BW3dB). 
                                         However, when fq = fD (Nyquist rate), timing of the 
quench needs to be aligned to the incoming data. In [36], the quench is manually 
aligned externally. In [30], a closed loop scheme is employed for this alignment. Such 
closed loop schemes which is called as „non-data aided‟ have some disadvantages. It 
trades off the exact timing and hence sensitivity to the consecutive identical digits 
(CID). But, this is permitted in a packet. In other words, regular data transitions needs 
to be ensured by trading off the effective data rate considerably. Also, the loop has 
some settling time which is a multiple of data duration, during which time the phase 
of the quench is not accurate. This means initial portion of the data in a packet cannot 
be detected, a disadvantage for small packets. In section 5.4, we propose a circuit 
technique which does not need a closed loop to alleviate this problem. 
5.3.2 Noise Analysis of the SRO  
The noise contribution from SRO is not restricted to the thermal noise 
contribution from the occupied bandwidth of the signal alone. The SRO produces a 
sizable output signal even when there is no input (OOK „0‟) as shown in Fig. 5-4. 
This noise response depends on the quench frequency fq and the rise time tr of the 
oscillator. In order to reduce the noise response, SRO gain GS is to be traded off by 
reducing the gm or the bias current (IP - ICRITICAL). Reducing GS lowers output 
amplitude even when there is an injected carrier corresponding to „1‟. Keeping GS at a 
reasonable value by reducing the time constant widens the noise bandwidth. This 
causes aliasing of the noise which is known as noise folding in Digital Receivers. 




Unlike digital receivers or ADCs, no anti-aliasing filter can suppress this noise, since 













Fig. 5-6 Noise Folding of the SRO‟s thermal noise assuming that BW3dB is 3 
times quench frequency. 
 As shown in Fig. 5-2, the RF input signal is injected at the SRO which is 
switched on and off by the quench signal. The SRO hence effectively samples the 
OOK signal with the sampling rate equal to quench frequency. To meet the Nyquist 
criterion the quench frequency should be at least equal to the data rate (or two times 
the maximum frequency of the modulating signal), so that each bit of input data is 
sampled at least once. The published SROs usually employ a quench frequency which 
is higher than the data rate since the exact timing of the OOK envelope is not known. 
In order to ensure that the SRO output signal rises to a reasonable level for a „1‟, the 
modulation bandwidth (3-dB BW) needs to be larger than the quench frequency. The 
3-dB B/W is the noise bandwidth in the SRO, which unfortunately folds itself due to 
the sampling by the quench as shown in Fig. 5-6. This noise is defined by the excess 
noise ratio γ . γ  is the ratio of SRO output power to a signal “1” and noise “0” and has 
been derived in  [22]. 





     
  
                                                      (5.7) 
In the proposed SRO the simulated 3 dB bandwidth is 50 MHz and for a fq (and fD) 
of 5 Mb/s, γ is equal to 10.  The sensitivity is given by, 
Sensitivity (dBm) = -174 dBm/Hz + 10 log (BW3dB)+ 10 log γ +SNROOK           (5.8) 
   = -174 + 77 + 10 +12 = -74 dBm 
Note that the SNR assumed for a BER of 10
-3
 is 12 dB for an envelope detector. 
 
5.4 Quench Alignment Circuit 
The quench alignment circuit aligns the quench signal to within 25% of the 
exact bit timing. In order to ensure the resolution of 25%, the quench is derived from 
an external clock which is 4 times the data rate.  
The quench alignment is achieved by sending a fixed “1010” pattern at the 
beginning of every packet. Let us assume that the quench is not aligned and the OOK 
signal modulated by “1010” pattern is present at the input of the SRO. This makes the 
injected carrier („1‟) to be sampled two times within the quench period as shown in 
Fig. 5-7. Hence, the SRO output Vo is sufficiently high to be detected as „1‟ always. 
However, if the quench is aligned, Vo alternates between high and low for the‟1‟and 
„0‟ respectively. This is depicted in the highlighted bottom curve of Fig. 5-7a.  Thus, 
if we change the phase of the quench until the transitions are seen in the recovered 
DATA (corresponding to „1010‟ pattern), correct timing of the quench is achieved. 
Since the alignment of quench is only carried out during the fixed preamble 
containing „1010‟ pattern, random data that contain consecutive „1‟s will not be 
mistaken as quench misalignment.  




The quench and the clock are derived from a stable local reference operating 
at four times the data rate (4×CLK). Generation of the external reference is required 
both for receiver and transmitter and is not designed as a part of the transceiver 
described in this thesis. The Quench and Clock generation circuit shown at the bottom 
of Fig. 5-8(a) generates the quench and clock. The Quench is high for one cycle of the 
„4×CLK‟, which is 25% of the CLK period. The quench phase is advanced by 25%, 
whenever the QCH ALIGN (AND gate output) input high. Let us assume that the 
quench is not aligned which makes the detected DATA = „1‟. As seen from the circuit, 
the counter keeps counting up until it reaches the maximum value („1111‟). When the 
maximum count is reached, the QCH ALIGN signal goes high, which not only 
restarts the counter from „0000‟, but also  forces the output of the two respective TFFs 
in the Quench and Clock generation circuit (DIV2 and DIV4) to go to „0‟ as seen in 
Fig. 5-8(b). Thus the quench timing is advanced by 25% as also shown in Fig 5-8(b).  
If the quench is aligned to the incoming OOK signal after one advancement, for 75% 
of duration during which the quench remains low, it samples the complete bit period 
of incoming OOK signal without any overlap to the next data. Hence, the DATA will 
be demodulated with regular transitions to ‟0‟ (as seen in the bottom waveform in Fig. 
5-7), thereby resetting the counter to „000‟ regularly and the QCH ALIGN signal will 
no longer be generated. However, if the quench is still not aligned, continuous 
detection of „1‟s and the quench alignment continues until it is aligned. Three 
alignment cycles are required in the worst case. Possible four phases and the sequence 
is shown in the dotted waveform in bottom of Fig. 5-8(b). This requires the length of 
the preamble („1010‟ patten) be 48 in this design. If a shorter preamble length is 
desired, bits corresponding to the respective count (COUNT = Preamble length / 3) 




needs to be inputted to the AND gate in Fig. 5-8(a). The two DFFs in the Quench and 

















‘1’ ‘1’ ‘1’ ‘1’
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SRO o/p, Env, Data
(aligned)
 
Fig. 5-7 SRO envelope for „1010‟ pattern. When quench signal is not aligned, the 
SRO injection locks to the input waveform twice within a bit period. Envelope of 
SRO output is significant at all the rising edges of the clock making the data output to 
be “1” or HIGH always. When aligned, the data is not correctly detected. 




















































Quench Phase in successive Alignment Cycles 
After One Alignment Cycle
After Two Alignment Cycles
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Qch Timing Adjustment
by 25%, when Count =“111”
When quench is in sync Data ‘0’ is
detected & no longer QCH ALIGN








Fig. 5-8 (a) Quench alignment circuit with associated waveforms, and (b) Simulated 
Results showing the Quench Alignment. 
 




5.5 Complete OOK SRR Circuit Description  
The SRO is followed by the envelope detector, base band amplifier and a latch as 
shown in Fig. 5-9. The envelope detector is based on the common source pair 
operating in sub-threshold region. The RC filtering time constant is chosen to meet 
two contrasting requirements: (1) It should be long enough to reject the high 
frequency components; (2) It should be short enough such that the detected signal 
rises to the required level of the latch when the CLK goes high. The base band 
amplifier gm is boosted by the cross coupled pair across the diode connected loads. 
The aspect ratio of the cross connected device is made only 0.75 times that of the 
diode connected to ensure stability. The DATA output is used to align the quench as 
described in previous section. As shown by Fig. 5-10, the data output is always one 
for „1010‟ pattern when the quench is not aligned. Corresponding SRO output, OOK 
input and the quench alignment after 16 counts is also illustrated in the simulated 
results in Fig. 5-10. The data is correctly detected once the quench is aligned. This can 
be observed from the transitions in the data waveform after the quench is aligned. 
Inductor LIN is used to match the capacitive input impedance to 50-Ohm 
antenna and is off-chip. The default value of SRO gain (GS) was meant for the lowest 
signal strength (sensitivity). But the resulting large gain is not suitable for strong input 
signals as this is operating in linear mode of operation. Slight timing errors or the 
charging time constant of the RC filter in the envelope detector could cause 
significant residues at higher input power. This would result in detection of some 
zeros as ones. Rx Gain was varied by varying the magnitude of maximum drain 
current IP, based on RSSI output to ensure that the SRR works satisfactorily even at 
larger received power levels improving the dynamic range. IP was controlled by 




varying the VGS of the PMOSFET constituting IB in Fig. 5-9. For larger input power 
levels IP was decreased decreasing the GS, which helps not only to reduce power 
consumption but also to avoid the SRR saturation. Automatic gain control (AGC) is 






























Fig. 5-9 Complete Super Regenerative Receiver (SRR) schematics. 
 
Fig. 5-10 Simulated Results for „1010‟ pattern when quench signal is not aligned. The 
SRO injection locks to the input waveform twice within a bit period before alignment. 





SRO Output (Green) & Data Data =1 




 Super-regenerative receiver (SR-RX) in [23-26] employ special quench signals 
optimized for best sensitivity and selectivity by using current DACs. The DAC 
settings are calibrated to ICRITICAL, by an auto-calibration technique. The calibration 
schemes usually control the timing instant at which the bias current exceeds ICRITICAL 
(for selectivity) and the magnitude of IP (for sensitivity).  In our implementation, to 
keep the SRO simple and to prove the concept of oscillator reuse, we have avoided 
the auto calibration schemes. 
Table 5-1 Current consumption summary 
Sub Block Device Size Current 
SRO 
M1 200/0.35 Peak Current = 500µA 
Average Current = 350µA M2 225/0.35 
Envelope 
Detector 
M3 90/0.35 50µA 
Baseband Amp 
M4 140/0.35 




20µA M8 5.25/0.35 
M9 7/0.35 
 
5.6 Measurement Results & Discussion 
The Super Regenerative Receiver (SRR) with proposed quench alignment scheme, 
is fabricated in a low cost 0.35-μm 2P4M (2poly 4metal) RFCMOS process. This 
process is a superset of the 0.35-μm standard CMOS process for the transmitter in 
Chapter 4. MIM capacitor option was available in this process. We opted this process, 
since we found that the SRO‟s frequency of oscillation (fo) varied slightly with input 
matching circuitry (LIN) when we used the standard CMOS process without the MIM 
capacitor option.  LIN could not be isolated from the tank circuit well because of the 
bottom plate capacitance to substrate of the poly to poly capacitor CIN. When MIM 
capacitor (with negligible bottom plate capacitance to substrate) was used, there was 




no effect on fo due to LIN. fo needs to be independent of LIN, since our next step is to 
use the same Colpitts oscillator in the transmitter as well at which time the 50-Ohm 
termination at Rx input cannot be ensured in the Tx mode. 
 Chip microphotograph is shown in Fig 5-11. Test chip measures 1500μm x  
2000μm, consisting of 2 designs (as shown by black dotted lines) with an active area 
of  800μm Χ  400μm each. Both the designs are the same except for the pads. In one 
of the version (Design1), foundry supplied pads were used and in another version 
(Design2) custom made pads with reduced parasitic were used. Both designs 
consisted of the whole transceiver (including the SRR), which will be described in 
next Chapter. The quench signal was brought and shorted off-chip to ensure the 
testability of quench generation circuitry and SRO. The chip was bonded to a 
commercial CQFP 44 package and tested on a FR4 PCB as shown in Fig. 5-12.. The 
two inductors are off-chip. Fig. 5-13 shows the measurement set up. 
 


































Fig. 5-13 Measurement set up for the SRR 
Although the Rx circuit, was designed for a VDD of 1 V, the modulating circuitry 
containing the switch and bias current for SRO (SW1 and IB in Fig. 5-9) operated 
satisfactorily only at 1.4 V. Hence, the SRR was operated from a VDD of 1.4 V.  The 
SRO consumed 360μA average current. The current consumption of the rest of the 
circuitry like envelope detector, baseband amplifier and latch is 115 μA altogether. 
Measured sensitivity for a data rate of 5 Mb/s is -61 dBm and -53 dBm for 10 Mb/s. 
4×CLK 
Rx In Rx Data Out 
Quench Out 




The sensitivity is degraded by 13 dB from the simulated and estimated value of -74 
dBm. The PCB parasitic capacitance to the inductor at the input port and the oscillator 
load inductor degrades the Q of these two inductors. One effect of this is the increased 
3 dB bandwidth, which, is the main reason for degraded sensitivity. The 3 dB 
bandwidth of the SRO was measured by probing the power at the load inductor by 
means of a high impedance probe, for continuous wave RF input. The input RF 
frequency was varied and the measured 3 dB bandwidth was 90 MHz. Another effect 
of the reduced Q is the insertion loss at the input and increased noise contribution 
from the tank circuit effectively decreasing the SNR from the SRO.  Further NF of 
SRO was not accounted in the sensitivity estimation. Other causes could be (1) Slight 
timing misalignments in the quench, since the quench was brought out and shorted in 
the PCB level for testability purpose, and (2) offset voltage due to mismatch in the 
envelope detector, base band amplifier and latch.  
While the sensitivity degradation due to increased SRO bandwidth can be addressed 
by either having a tight control on the parasitic, the timing issues and the offset 
voltage issues would need auto calibration. In all, an LNA which consumes about 100 
μA can be inserted in front of the SRO, to nullify the higher noise contribution from 
SRO and the following circuits. In such case the sensitivity can be improved by about 
8 dB. In this design the LNA was not planned as such degradation (13 dB) in 
sensitivity was not expected at the time of design. 
Quench alignment was tested by applying a carrier (corresponding to a data output 
of all „1‟s). Fig. 5-13 shows the quench alignment when the DATA out is all “1”s. 
The quench gets phase advanced by 25%, for every 16 cycles the DATA out is all 
“1”s. Fig. 5-14 (a) shows the Data, Quench and OOK input signals for “1010” pattern, 
when the quench alignment has taken place. The quench is observed to sample the 




incoming data at the correct instants. Due to the limitation of 3 probes in the 
oscilloscope, the SRO output could not be captured on the same screen. Fig. 5-14(b) 
shows Data, SRO output and OOK input signals captured under the same conditions. 
The SRO output (yellow trace) is zero for zero inputs. Only a small oscillation is 
observed being kicked by the quench signal, but the duration is very low such that the 
envelope detector does not (mis)detect a „1‟.  Fig. 5-16 shows the back radiated 
spectrum when the quench frequency is 10 MHz. The spectrum is similar to OOK 
spectrum for „1010‟ pattern. This is intuitive since the quench signal ON-OFF keys 
the SRO. The back radiated power is -60 dBm as measured in the Rx port. Fig. 5-17 
shows the selectivity of the receiver. The gain is normalized to the power measured at 
the load inductance through the high impedance probe as shown in the measurement 
set up (Fig. 5-12). The 3-dB bandwidth is 90 MHz in the normal setting. Both the 3-
dB bandwidth and the super regenerative gain (GS) increases when the peak current IP 
and hence the super regenerative area A_ is increased. Table 5-2 summarizes the 
measured results. 
 
Fig. 5-13 Quench alignment when the DATA out is all “1”s 
Rx input 









Fig. 5-14(a) Data, Quench and OOK input signals for “1010” pattern. Since only 3 
probes were available, SRO output is captured in Fig. 5-14 (b). 
 
 
Fig. 5-14(b) Data, SRO output and OOK input signals for “1010” pattern. The 
conditions are same as in Fig. 5-14(a). 
Rx input 
Rx Data Out 
Quench Out 
Rx input 
Rx Data Out 
SRO Out 





Fig. 5-16 Back  radiated spectrum when no signal is applied and the quench frequency 























BW = 90 MHz
ISRO = 360 µA 
ISRO = 560 µA 
 
Fig. 5-17 Selectivity of the SRO for the typical drain current and the trend for 
increased drain current 
432 MHz  
-61 dBm 
2.5 MHz 




 Table 5-2 Measurement summary of the SRR 
 
5.7 Comparison 
Performance of the receiver is compared with the published work in Table 5-3. 
The SRR demonstrates comparable energy efficiency in spite of using a 0.35 µm 
technology which consumes higher current and needs higher VDD in the digital and 
RF circuits. 














Parameter Measured Value 
Sensitivity [dBm] -61/-53 
Max input power [dBm] 0 
Data Rate [Mb/s] 5/10 
PDC [µw] 665 
Energy Efficiency [pJ/bit] 133/66.5 
3-dB Bandwidth [MHz] 90 
Quench Waveform Rectangular with 75% duty cycle 
Quench frequency 5/10 
Back radiation [dBm] -60 
Frequency fo 432 MHz 
Chip Size 800μm Χ  400μm 














-90 1200 6.6 5.5 5 130 VLSI 08 [27] 
-99 40 0.4 10 0.402 90 JSSC Apr09 [32] 
-100.5 5 0.4 80 1.9 130 ISSCC05 [29] 
-80 500 2.8 5.6 2.4 130 JSSC sep07 [24] 
-75 5000 0.534 0.11 2.4 90 ISSCC11 [28] 
-75 2000 0.35 0.18 900 180 CICC 08 [36] 
-76 312 0.91 2.9 0.4 180 JSSC OCT10 [35] 
-83 1000 5.5 5.5 0.402 180 VLSIDAT [26] 
-85 1000 2.2 2.2 0.4 180 VLSIDAT [25] 
-108 180 1.2 6.67 1 350 JSSC Mar01 [22] 
-61/-53 5000/10000 0.67 0.13/0.67 0.43 350 This work 





In this Chapter we have proposed a super regenerative receiver (SRR) with the 
Colpitts oscillator forming the super regenerative oscillator (SRO) with a simple 
rectangular quench signal with 75% duty cycle.  That is, the SRO is „on‟ for 75% 
duration and „off‟ for 25% duration. A quench alignment circuitry was proposed 
which enables the SRO to use the minimum possible quench frequency fq that is equal 
to the data rate fD. This helps to improve the performance of the SRR in few ways 
namely (1) It improves the output SNR of the SRO since the excess noise (γ = BW3dB 
/ fq ) is minimized. Thus the NF of the SRO is improved significantly. In fact, the 
proposed SRR shows reasonable simulated and measured sensitivity without using a 
dedicated LNA. (2) It helps to reduce the power consumption from the digital circuits 
operating at the quench frequency. Proposed SRR also demonstrates acceptable back 
radiation in spite of not isolating the SRO through a LNA.  
The measured sensitivity is significantly (12 dB) lower than the simulated values 
possibly due to the lowered Q of the inductors from PCB parasitic, SRO NF and the 








CHAPTER 6  
DESIGN OF OOK Transceiver 
6.1 Concept of Oscillator Reuse 
 
The transmitter and the receiver described in last two chapters use the same 
colpitts oscillator topology. The passives (two capacitors and the inductor) in the 
oscillator tank circuit consume considerable silicon area or board area when external 
inductors are used. The prime objectives of this Chapter is to demonstrate the reuse of 
the oscillator for both transmitter and receiver modes of the transceiver. Such reuse 
helps to reduce the Chip and PCB area of the sensor node, which assumes importance 
in portable and implanted applications. One example is wireless capsule endoscopy 
(camera in a Pill), where the whole sensor node needs to encapsulated into a pill. 
Demonstration of oscillator reuse for reducing the sensor node area has tremendous 
potential not only in WBAN/implanted applications but also reduces the die cost in 
high volume applications such as consumer electronics and gaming.  
Reuse of oscillator was previously demonstrated for MSK transmitter and 
OOK receiver in [32] as shown in Fig. 6-1.  It used the oscillator load coil as the 
antenna and suffers from several disadvantages such as: (1) it used the load inductors 
as the antenna element to radiate. As we had seen the voltage swing in the receiver 
mode at the inductor is nearly two times VDD which causes significant back radiation, 
whose spectrum is very similar to OOK causing the other sensor nodes in the vicinity 
to be jammed.  (2) Since the antenna coil forms the inductance (L) part of the tank 




circuit, based on the environment seen by the antenna (air, body, moisture, metal etc), 
the impedance of the antenna and the frequency of the oscillator varies. (3) There is 
no way an LNA can be inserted between the SRO and antenna. This demands the 
super regenerative gain GS to be higher, which increases the excess noise ratio(γ),  
and degrades the sensitivity. The selectivity is degraded as well since no front end 
filtering can be done. (4) The quench synchronization of the sensor node is done by 
the base station through the wireless link, which involves significant overhead and 
latency. (5) It uses the logarithmic mode of operation and uses a 32-bit preamble to 
find the counter threshold between a „1‟ and „0‟. And finally, (6) does not assure an 
OOK transmitter since MSK in the transmitter mode and ramp quench, in the receive 
mode,  does not switch off the oscillator fully. [23] has exploited oscillator reuse in 
BiCMOS process, which does not suffer from these disadvantages; however the 
oscillator and an Isolation amplifier were not switched off in the transmitter mode 
during the transmission of „0‟. Only the PA was switched off to produce the OOK 

















Fig. 6-1 Previously published Oscillator re-use in TxRx [32]. 
 
 




The proposed concept in the next section allows complete switching off of 
transmitter when a „0‟ is transmitted in the transmitter mode and also isolates the SRO 
oscillation from the antenna in the Rx mode.  
 
6.2 Oscillator Reuse 
A control signal Tx/Rx is used to determine whether the transceiver operates 
in the transmit mode or receive mode. If Tx/Rx is HIGH, it operates in the transmitter 
mode and if Tx/Rx is LOW, it operates in the receiver mode. The oscillator reuse is 
illustrated in Fig. 6-2 and Fig. 6-3. The MOD signal basically switches the oscillator 
ON and OFF.  It is equal to either the Tx Data (in Tx mode) or the Rx Quench (in Rx 
mode) as shown by the AND and OR gates. The RF switch is shown to illustrate the 
concept and is not on chip. Although transistor M2 amplifies the received signal (RX 
IN), another LNA can be inserted between RX IN and gate of M2. M2 also is the tail 
current source whose dc current is modulated by the Quench signal or the Tx Data. 
Both Rx port RxIN and the Tx port TxOUT are matched to 50-Ω. The rest of the Rx 
circuits such as envelope detector, base band amplifier and latch are switched off in 
the TX mode. Similarly the buffer is switched off in the receiver mode. The circuits of 
envelope detector, base band amplifier, latch and quench circuit were described in 
Chapter 5. The circuit of buffer is same as that we described in Chapter 4 on 
transmitter. 
 






































Fig. 6-2 Transceiver schematics showing the oscillator being modulated either 


















Fig. 6-3 The combinatorial circuit is expanded to transistor level for OOK 
keying the Colpitts oscillator in Tx and Rx mode. 




6.3 Measurement Results 
The transceiver, is fabricated in a low cost 0.35-μm 2P4M (2poly 4metal) CMOS 
process. As discussed in last chapter,  MIM capacitor option was exercised so that the   
fo does not vary due to the Rx input matching inductor LIN . In fact, when we used the 
process without the MIM capacitor option, the input matching circuitry (LIN) could 
not be isolated from the tank circuit well because of the bottom plate capacitance to 
substrate of the poly to poly capacitor CIN. This manifested as a slight difference in fo 
between transmitter and receiver modes. When MIM capacitor was exercised there 
was no difference in fo between transmit and receive modes.  
Chip microphotograph is shown in Fig 6-4. Test chip measures 1500μm x  2000μm, 
consisting of 2 designs (as shown by black dotted lines) with an active area of  800μm 
Χ  400μm each. The same test chip, PCB and measurement set ups for characterizing 
the receiver described in the last Chapter, were used. The additional circuit block that 
was used in the characterization here is the buffer as shown in Fig. 6-4. Fig 6-5 shows 
the PCB illustrating the ports for both transmitter and receiver. The transmitter ports 
are shown in italics bold. Although the Rx circuit, was designed for a VDD of 1 V, the 
modulating circuitry containing the switch and bias current adjustment for SRO 
(dotted lines for Rx mode in Fog. 6-3) operated satisfactorily only at 1.4 V. Hence, 
the transmitter was characterized with a VDD of 1 V and the receiver with 1.4 V. The 
resulting parasitic variation results in slight change in frequency response of the 
receiver. This is negligible, since the SRO bandwidth is broad (= 90 MHz). Moreover, 
since the drain current (quench) is varied, SRO‟s in general start oscillating with a 
slightly different fo than the steady state value. The difference in initial fo and the 
steady state value is much higher than the frequency error due to parasitic caused by 
increased VDD.  The measurement graphics for receiver was shown in last chapter. 




The oscillator and buffer did not use a speed up circuitry in the transceiver since our 
aim was to demonstrate the oscillator re-use and quench alignment in this test chip. 
Measured results are summarized in table 6-3. The transmitter maintains the data rate 
of 10-Mb/s, in spite of not using the speed-up circuitry. This is because the swing 
available at the buffer input is much larger with MIM capacitor. As we had seen in 
last chapter, a large swing at the non-linear buffer input improves the overall build-up 
time. It should be emphasize here that the current consumption could have been 
further reduced in the transmitter mode, by following the speed up schemes suggested 
in chapter 4. However, since proving the concept of oscillator reuse, necessitated the 
modulating circuitry (MOD signal and the switch in Fig. 6-2 and 6-3) to be added, the 
speed up circuitry was removed to reduce the complexity.  As both oscillator reuse 
and speed up has been proven, transmitter power consumption can be further reduced 
by integrating both features.  
 
 














Fig. 6-5 Photograph of the PCB for Transceiver testing 
Table 6-3 Measured Results of the Transceiver 
Parameter Symbol Specification 
Measured 
Result 
Data Rate, Mb/s fD 10 10 
Modulation Scheme - OOK OOK 
CMOS Technology, µm Tech 0.35 0.35 
RF Frequency, MHz fo 433 433 
Supply voltage, V VDD 1 1 
Transmitter 
Transmitter Power, dBm Po -13 -13 
Transmitter dc power 
consumption, mW 
Pdc 1 0.6 
Output Impedance, Ω Zout 50 50 
Reflection Coefficient, dB S11 -10 -10 
Data rate, Mb/s fD 1-10 1-10 
Energy Efficiency, pJ/bit FOM1 50 60 
Normalized Energy 
Efficiency, nJ/(bit×mW) 
FOMTX 1 1.2 
ON-OFF time, µsec <1 <1 0.1 
Receiver 
Sensitivity, dBm Pinmin -65 -61/-53 
Output Impedance, Ω Zin 50 50 
Reflection Coefficient, dB S11 -10 -8 
Receiver dc power 
consumption, mW 
Pdc 0.8 0.665 
Data rate, Mb/s fD 1-10 5/10 
Energy Efficiency, nJ/bit FOM1 0.8 0.13 
ON-OFF time, µsec <1 <1 0.1 
Tx Output 
4×CLK 
Rx In Rx Data Out 





6.4  Conclusions 
In this Chapter we have verified the concept of reusing the Colpitts oscillator 
as a super regenerative oscillator (SRO) in the transmitter mode and the carrier 
generator in the receiver mode. The fact that a rectangular quench, switches on and 
off the oscillator very similar to data modulating the oscillator has enabled such reuse.  
The transmitter and receiver maintain an energy efficiency of 52 pJ/bit and 133 pJ/bit 
respectively. The performance is favorable when compared with the state of the art, in 
spite of using a cost effective 0.35-µm CMOS technology. 
 




CHAPTER 7  
CONCLUSION AND FUTURE WORKS 
6.1 Conclusion 
System level considerations for WBAN transceivers not only demand 
maximum energy efficiency which is defined as energy spent in 
transmitting/receiving a bit and also demand features that can be exploited for 
maximum energy efficiency. In this thesis not only circuit techniques are proposed to 
maximize the energy efficiency, but also adaptive data rate, low ON-OFF time 
features are supported to optimally duty cycle the OOK transceiver.  
 In order to improve the energy efficiency in the OOK transmitter, speed up 
scheme is proposed to increases the data rate, reduce the ON OFF times. The data rate 
also is made adaptable to the application.  
 In case of the OOK receiver using the Super Regenerative (SRR) Architecture, 
a quench alignment scheme is proposed to minimize the quench frequency which 
minimizes the excess noise contribution of Super Regenerative Oscillator (SRO) and 
also the power consumption in the quench wave generation circuitry.  
For reducing the silicon area and the PCB area in a sensor node (SN) a 
transceiver chip which reuses the oscillator in OOK transmitter as the SRO in the 
receiver is demonstrated. The transceiver in all meets the need of WBAN application 
with state of the art energy efficiency of 52 pJ/bit and 133 pJ/bit for the transmitter 
and receiver respectively, in spite of using a cost effective 0.35-µm CMOS 
technology. 






6.2 Original Contributions 
 A speed up scheme for the Colpitts oscillator and the buffer in the OOK 
transmitter that increases the data rate to 10 Mb/s from 3 Mb/s without any 
penalty in power consumption.  
 A closed form equation for the transient response of the Colpitts oscillator 
which led to the proposed speed up scheme. The equation identifies the 
bottlenecks in improving the data rate and hence the energy efficiency of 
OOK transceivers. 
 A quench alignment scheme with a simple rectangular quench signal that 
lets the SRR to operate at the lowest quench frequency. Sampling the 
OOK signal at the nyquist rate as against the oversampling SRRs 
published thus far not only improves the SNR, but also minimizes the 
power consumption. 
 Reuse of the SRO in the receiver as a carrier generator in the transmitter in 
a very flexible fashion without compromising on the frequency accuracy, 
back radiation, etc. 
 
6.3 Future Works 
In the transmitter a Proportional to Absolute Temperature (PTAT) bias scheme 
can be employed in place of the existing constant current source bias for performance 
robustness under PVT variations. This can help to improve the frequency accuracy if 
the application demands better frequency accuracy. 




In the receiver, a few modifications can improve the measured sensitivity closer to 
the simulated and theoretical values. They are, (i) PCB and package parasitic needs to 
be minimized by going in for better RF packages and RF PCB materials such as 
ROGERS. This will improve the Q of the external inductors there by reducing the 
noise bandwidth of the SRO also the insertion loss at the input, (ii) Timing alignments 
in the quench, can be improved by connecting the quench from quench generator to 
the SRO on-chip and (iii) Offset voltage calibration or tuning for compensating the 
mismatches in the envelope detector, base band amplifier and latch. A simpler 
solution is to insert a LNA which consumes about 100 μA in front of the SRO, to 
nullify the higher noise contribution from SRO and the following circuits. In this case 
the sensitivity can be improved by about 8 dB. Other minor modification to be 
executed on the transceiver is (i) the automatic control of Rx gain (ii) implementation 
of speed up in the transmitter modulation circuitry and (iii) Change of the single 
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